summaryrefslogtreecommitdiff
path: root/board/renesas/r2dplus
diff options
context:
space:
mode:
authorNobuhiro Iwamatsu <iwamatsu@nigauri.org>2009-01-11 17:48:56 +0900
committerNobuhiro Iwamatsu <iwamatsu@nigauri.org>2009-01-16 10:22:27 +0900
commitc9935c992575922b7ef13eec0656ed8665d324e3 (patch)
tree18f3c75d2877e3357b14a0c12a277adca5ca885e /board/renesas/r2dplus
parenta5b04d00bfeb940c62232972ce644d50b45797f9 (diff)
downloadu-boot-imx-c9935c992575922b7ef13eec0656ed8665d324e3.zip
u-boot-imx-c9935c992575922b7ef13eec0656ed8665d324e3.tar.gz
u-boot-imx-c9935c992575922b7ef13eec0656ed8665d324e3.tar.bz2
sh: Fix compile error on lowlevel_init file
lowlevel_init of SH was corrected to use the write/readXX macro. However, there was a problem that was not able to be compiled partially. This patch corrected this. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Diffstat (limited to 'board/renesas/r2dplus')
-rw-r--r--board/renesas/r2dplus/lowlevel_init.S10
1 files changed, 6 insertions, 4 deletions
diff --git a/board/renesas/r2dplus/lowlevel_init.S b/board/renesas/r2dplus/lowlevel_init.S
index 2f6a9b7..76d3cfc 100644
--- a/board/renesas/r2dplus/lowlevel_init.S
+++ b/board/renesas/r2dplus/lowlevel_init.S
@@ -36,7 +36,7 @@ lowlevel_init:
write16 PCR_A, PCR_D
- write16 LED_A, #0xff
+ write16 LED_A, LED_D
write32 MCR_A, MCR_D1
@@ -48,7 +48,7 @@ lowlevel_init:
write16 RTCSR_A, RTCSR_D
- write8 SDMR3_A, #0x55
+ write8 SDMR3_A, SDMR3_D0
/* Wait DRAM refresh 30 times */
mov.l RFCR_A, r1
@@ -61,7 +61,7 @@ lowlevel_init:
write32 MCR_A, MCR_D2
- write8 SDMR3_A, #0
+ write8 SDMR3_A, SDMR3_D1
write32 IRLMASK_A, IRLMASK_D
@@ -92,6 +92,7 @@ WCR2_D: .long 0xcff86fbf
WCR3_A: .long WCR3 /* WCR3 Address */
WCR3_D: .long 0x07777707
LED_A: .long 0x04000036 /* LED Address */
+LED_D: .long 0xFF /* LED Data */
RTCNT_A: .long RTCNT /* RTCNT Address */
RTCNT_D: .long 0xA500 /* RTCNT Write Code A5h Data 00h */
RTCOR_A: .long RTCOR /* RTCOR Address */
@@ -99,7 +100,8 @@ RTCOR_D: .long 0xA534 /* RTCOR Write Code */
RTCSR_A: .long RTCSR /* RTCSR Address */
RTCSR_D: .long 0xA510 /* RTCSR Write Code */
SDMR3_A: .long 0xFF9400CC /* SDMR3 Address */
-SDMR3_D: .long 0x55
+SDMR3_D0: .long 0x55
+SDMR3_D1: .long 0x00
MCR_A: .long MCR /* MCR Address */
MCR_D1: .long 0x081901F4 /* MRSET:'0' */
MCR_D2: .long 0x481901F4 /* MRSET:'1' */