summaryrefslogtreecommitdiff
path: root/board/pcippc2/hardware.h
diff options
context:
space:
mode:
authorwdenk <wdenk>2002-01-15 18:58:11 +0000
committerwdenk <wdenk>2002-01-15 18:58:11 +0000
commit2496efde2453c0fc51c962dfe60dd740ba4268bf (patch)
treee57ef2fcf9ed2e5218af29bb301f48ef7ccebe18 /board/pcippc2/hardware.h
parentb4e1a4b45deed26ef3935dee96670ef2f7902274 (diff)
downloadu-boot-imx-2496efde2453c0fc51c962dfe60dd740ba4268bf.zip
u-boot-imx-2496efde2453c0fc51c962dfe60dd740ba4268bf.tar.gz
u-boot-imx-2496efde2453c0fc51c962dfe60dd740ba4268bf.tar.bz2
Initial revision
Diffstat (limited to 'board/pcippc2/hardware.h')
-rw-r--r--board/pcippc2/hardware.h48
1 files changed, 48 insertions, 0 deletions
diff --git a/board/pcippc2/hardware.h b/board/pcippc2/hardware.h
new file mode 100644
index 0000000..489929d
--- /dev/null
+++ b/board/pcippc2/hardware.h
@@ -0,0 +1,48 @@
+/*
+ * (C) Copyright 2002
+ * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef _HARDWARE_H_
+#define _HARDWARE_H_
+
+#include "cpc710.h"
+#include "cpc710_pci.h"
+#include "pcippc2_fpga.h"
+#include "ns16550.h"
+
+#define REG(r, x) (HW_PHYS_##r + HW_##r##_##x)
+
+ /* Address map:
+ *
+ * 0x00000000-0x20000000 SDRAM
+ * 0x40000000-0x00008000 Init RAM in the CPU DCache
+ * 0xf0000000-0xf8000000 CPCI MEM
+ * 0xf8000000-0xfc000000 Local PCI MEM
+ * 0xfc000000-0xfe000000 CPCI I/O
+ * 0xfe000000-0xff000000 Local PCI I/O
+ * 0xff000000-0xff201000 System configuration space
+ * 0xff400000-0xff500000 Local PCI bridge space
+ * 0xff500000-0xff600000 CPCI bridge space
+ * 0xfff00000-0xfff80000 Boot Flash
+ */
+
+#endif