diff options
| author | Stefan Roese <sr@denx.de> | 2008-02-19 22:01:57 +0100 |
|---|---|---|
| committer | Stefan Roese <sr@denx.de> | 2008-03-15 07:28:03 +0100 |
| commit | 84a999b6cdd0b02dc7de2cacc306eaa84afe2b46 (patch) | |
| tree | 7d7ab3c7fd14897ebcf028da9572d79614fb05e0 /board/netstal/hcu5/sdram.c | |
| parent | c3307fa186af85771924c434997089b8104c0a46 (diff) | |
| download | u-boot-imx-84a999b6cdd0b02dc7de2cacc306eaa84afe2b46.zip u-boot-imx-84a999b6cdd0b02dc7de2cacc306eaa84afe2b46.tar.gz u-boot-imx-84a999b6cdd0b02dc7de2cacc306eaa84afe2b46.tar.bz2 | |
ppc4xx: program_tlb now uses 64bit physical addess
This patch changes the physical addess parameter from 32bit to 64bit.
This is needed for 36bit 4xx platforms to access areas located
beyond the 4GB border, like SoC peripherals (EBC etc.).
Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'board/netstal/hcu5/sdram.c')
| -rw-r--r-- | board/netstal/hcu5/sdram.c | 2 |
1 files changed, 0 insertions, 2 deletions
diff --git a/board/netstal/hcu5/sdram.c b/board/netstal/hcu5/sdram.c index d3c2233..0b16b505 100644 --- a/board/netstal/hcu5/sdram.c +++ b/board/netstal/hcu5/sdram.c @@ -70,8 +70,6 @@ void dflush(void); #define MY_TLB_WORD2_I_ENABLE TLB_WORD2_I_ENABLE /* disable caching on DDR2 */ -void program_tlb(u32 phys_addr, u32 virt_addr, u32 size, u32 tlb_word2_i_value); - void board_add_ram_info(int use_default) { PPC4xx_SYS_INFO board_cfg; |