summaryrefslogtreecommitdiff
path: root/board/netstal/hcu4
diff options
context:
space:
mode:
authorNiklaus Giger <niklausgiger@gmx.ch>2007-07-27 11:25:31 +0200
committerStefan Roese <sr@denx.de>2007-08-10 09:09:19 +0200
commit1894dd381124bdbfbdae7cf3a6ca52a8eb1f4421 (patch)
treec232858889e252af1069e4b9727ad9019071f25a /board/netstal/hcu4
parent641cca9569ce351ddb287fd3343d8b1dcb591db4 (diff)
downloadu-boot-imx-1894dd381124bdbfbdae7cf3a6ca52a8eb1f4421.zip
u-boot-imx-1894dd381124bdbfbdae7cf3a6ca52a8eb1f4421.tar.gz
u-boot-imx-1894dd381124bdbfbdae7cf3a6ca52a8eb1f4421.tar.bz2
Add PPC4xx-HCU4 and HCU5 boards: READMEs
Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
Diffstat (limited to 'board/netstal/hcu4')
-rw-r--r--board/netstal/hcu4/README.txt59
1 files changed, 59 insertions, 0 deletions
diff --git a/board/netstal/hcu4/README.txt b/board/netstal/hcu4/README.txt
new file mode 100644
index 0000000..1e9c64a
--- /dev/null
+++ b/board/netstal/hcu4/README.txt
@@ -0,0 +1,59 @@
+HCU4 Configuration Details
+
+Memory Bank 0 -- Flash chip
+---------------------------
+
+0xfff00000 - 0xffffffff
+
+The flash chip is really only 512Kbytes, but the high address bit of
+the 1Meg region is ignored, so the flash is replicated through the
+region. Thus, this is consistent with a flash base address 0xfff80000.
+
+The placement at the end is to be consistent with reset behavior,
+where the processor itself initially uses this bus to load the branch
+vector and start running.
+
+On-Chip Memory
+--------------
+
+0xf4000000 - 0xf4000fff
+
+The 405GPr includes a 4K on-chip memory that can be placed however
+software chooses. I choose to place the memory at this address, to
+keep it out of the cachable areas.
+
+
+Internal Peripherals
+--------------------
+
+0xef600300 - 0xef6008ff
+
+These are scattered various peripherals internal to the PPC405GPr
+chip.
+
+Chip-Select 2: Flash Memory
+---------------------------
+
+0x70000000
+
+Chip-Select 3: CAN Interface
+----------------------------
+0x7800000
+
+
+Chip-Select 4: IMC-bus standard
+-------------------------------
+
+Our IO-Bus (slow version)
+
+
+Chip-Select 5: IMC-bus fast (inactive)
+--------------------------------------
+
+Our IO-Bus (fast, but not yet use)
+
+
+Memory Bank 1 -- SDRAM
+-------------------------------------
+
+0x00000000 - 0x1ffffff # Default 32 MB