summaryrefslogtreecommitdiff
path: root/board/nc650/nc650.c
diff options
context:
space:
mode:
authorwdenk <wdenk>2005-03-14 23:01:03 +0000
committerwdenk <wdenk>2005-03-14 23:01:03 +0000
commitc3fafecff12103691613de73f461626fd51fef95 (patch)
tree06d9af6b6e1a250286eb443368f2a5bee1f4b62a /board/nc650/nc650.c
parenta0bdf49e399e9e25e71081c5b3e73fc56c63a236 (diff)
downloadu-boot-imx-c3fafecff12103691613de73f461626fd51fef95.zip
u-boot-imx-c3fafecff12103691613de73f461626fd51fef95.tar.gz
u-boot-imx-c3fafecff12103691613de73f461626fd51fef95.tar.bz2
Patch by Detlev Zundel, 14 Mar 2005:
NC650: changed NAND flash addressing to using UPMB
Diffstat (limited to 'board/nc650/nc650.c')
-rw-r--r--board/nc650/nc650.c36
1 files changed, 36 insertions, 0 deletions
diff --git a/board/nc650/nc650.c b/board/nc650/nc650.c
index e0fa76f..fe96b93 100644
--- a/board/nc650/nc650.c
+++ b/board/nc650/nc650.c
@@ -70,6 +70,36 @@ const uint sdram_table[] = {
0x7ffffc07, _not_used_, _not_used_, _not_used_
};
+const uint nand_flash_table[] = {
+ /* single read. (offset 0 in upm RAM) */
+ 0x0ff3fc04, 0x0ff3fc04, 0x0ff3fc04, 0x0ffffc04,
+ 0xfffffc00, 0xfffffc05, 0xfffffc05, 0xfffffc05,
+
+ /* burst read. (offset 8 in upm RAM) */
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+
+ /* single write. (offset 18 in upm RAM) */
+ 0x00fffc04, 0x00fffc04, 0x00fffc04, 0x0ffffc04,
+ 0x0ffffc84, 0x0ffffc84, 0xfffffc00, 0xfffffc05,
+
+ /* burst write. (offset 20 in upm RAM) */
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+
+ /* refresh. (offset 30 in upm RAM) */
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05,
+
+ /* exception. (offset 3c in upm RAM) */
+ 0xffffcc05, 0xffffcc05, 0xffffcc05, 0xffffcc05
+};
+
/* ------------------------------------------------------------------------- */
/*
@@ -182,6 +212,12 @@ long int initdram (int board_type)
udelay (10000);
+ /* Configure UPMB for NAND flash access */
+ upmconfig (UPMB, (uint *) nand_flash_table,
+ sizeof (nand_flash_table) / sizeof (uint));
+
+ memctl->memc_mbmr = CFG_MBMR_NAND;
+
return (size_b0);
}