summaryrefslogtreecommitdiff
path: root/board/mcc200/mt48lc8m32b2-6-7.h
diff options
context:
space:
mode:
authorWolfgang Denk <wd@pollux.(none)>2006-02-22 00:43:16 +0100
committerWolfgang Denk <wd@pollux.(none)>2006-02-22 00:43:16 +0100
commit86ea5f93d7d18871edfc8e7eadcf93d8951d3909 (patch)
treeaa843f8fd19640b6029af897493238b1230b71de /board/mcc200/mt48lc8m32b2-6-7.h
parent881a87ecbab328656eb3e9d25c3ed6868587b197 (diff)
downloadu-boot-imx-86ea5f93d7d18871edfc8e7eadcf93d8951d3909.zip
u-boot-imx-86ea5f93d7d18871edfc8e7eadcf93d8951d3909.tar.gz
u-boot-imx-86ea5f93d7d18871edfc8e7eadcf93d8951d3909.tar.bz2
Initial port to MCC200 board (work in progress)
Minimally modified patch by Bluetechnix, Vienna
Diffstat (limited to 'board/mcc200/mt48lc8m32b2-6-7.h')
-rw-r--r--board/mcc200/mt48lc8m32b2-6-7.h30
1 files changed, 30 insertions, 0 deletions
diff --git a/board/mcc200/mt48lc8m32b2-6-7.h b/board/mcc200/mt48lc8m32b2-6-7.h
new file mode 100644
index 0000000..6c2b2b3
--- /dev/null
+++ b/board/mcc200/mt48lc8m32b2-6-7.h
@@ -0,0 +1,30 @@
+/*
+ * Configuration Registers for the MT48LC8M32B2 SDRAM on the MPC5200 platform
+ */
+
+#define SDRAM_DDR 0 /* is SDR */
+
+#if defined(CONFIG_MPC5200)
+/* Settings for XLB = 132 MHz */
+//#define SDRAM_MODE 0x00cc0000 // CL-3 BURST-8 -> Mode Register—MBAR + 0x0100
+//#define SDRAM_CONTROL 0x501f0000 // Control Register—MBAR + 0x0104
+//#define SDRAM_CONFIG1 0xe2329000 // Delays between commands -> Configuration Register 1—MBAR + 0x0108
+//#define SDRAM_CONFIG2 0x46e70000 // Delays between commands -> Configuration Register 2—MBAR + 0x010C
+
+//Christian
+//#define SDRAM_MODE 0x00cd0000 // CL-3 BURST-8 -> Mode Register—MBAR + 0x0100
+//#define SDRAM_CONTROL 0x501f0000 // Control Register—MBAR + 0x0104
+//#define SDRAM_CONFIG1 0xd2322900 // Delays between commands -> Configuration Register 1—MBAR + 0x0108
+//#define SDRAM_CONFIG2 0x8ad70000 // Delays between commands -> Configuration Register 2—MBAR + 0x010C
+
+//###CHD: ordentliche Doku dazu! CAS=2, etc.
+//STefan
+#define SDRAM_MODE 0x008d0000 // CL-3 BURST-8 -> Mode Register—MBAR + 0x0100
+#define SDRAM_CONTROL 0x504f0000 // Control Register—MBAR + 0x0104
+#define SDRAM_CONFIG1 0xc2222900 // Delays between commands -> Configuration Register 1—MBAR + 0x0108
+#define SDRAM_CONFIG2 0x88c70000 // Delays between commands -> Configuration Register 2—MBAR + 0x010C
+
+
+#else
+#error CONFIG_MPC5200 not defined, please set parameters for your sdram controller in mt48lc8m32b2.h
+#endif