summaryrefslogtreecommitdiff
path: root/board/mcc200/mt46v16m16-75.h
diff options
context:
space:
mode:
authorWolfgang Denk <wd@pollux.(none)>2006-02-22 00:43:16 +0100
committerWolfgang Denk <wd@pollux.(none)>2006-02-22 00:43:16 +0100
commit86ea5f93d7d18871edfc8e7eadcf93d8951d3909 (patch)
treeaa843f8fd19640b6029af897493238b1230b71de /board/mcc200/mt46v16m16-75.h
parent881a87ecbab328656eb3e9d25c3ed6868587b197 (diff)
downloadu-boot-imx-86ea5f93d7d18871edfc8e7eadcf93d8951d3909.zip
u-boot-imx-86ea5f93d7d18871edfc8e7eadcf93d8951d3909.tar.gz
u-boot-imx-86ea5f93d7d18871edfc8e7eadcf93d8951d3909.tar.bz2
Initial port to MCC200 board (work in progress)
Minimally modified patch by Bluetechnix, Vienna
Diffstat (limited to 'board/mcc200/mt46v16m16-75.h')
-rw-r--r--board/mcc200/mt46v16m16-75.h37
1 files changed, 37 insertions, 0 deletions
diff --git a/board/mcc200/mt46v16m16-75.h b/board/mcc200/mt46v16m16-75.h
new file mode 100644
index 0000000..f650faa
--- /dev/null
+++ b/board/mcc200/mt46v16m16-75.h
@@ -0,0 +1,37 @@
+/*
+ * (C) Copyright 2004
+ * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#define SDRAM_DDR 1 /* is DDR */
+
+#if defined(CONFIG_MPC5200)
+/* Settings for XLB = 132 MHz */
+#define SDRAM_MODE 0x018D0000
+#define SDRAM_EMODE 0x40090000
+#define SDRAM_CONTROL 0x714f0f00
+#define SDRAM_CONFIG1 0x73722930
+#define SDRAM_CONFIG2 0x47770000
+#define SDRAM_TAPDELAY 0x10000000
+
+#else
+#error CONFIG_MPC5200 not defined
+#endif