summaryrefslogtreecommitdiff
path: root/board/incaip
diff options
context:
space:
mode:
authorwdenk <wdenk>2003-03-31 16:34:49 +0000
committerwdenk <wdenk>2003-03-31 16:34:49 +0000
commit85ec0bcc1bc40a67368461fee0435d79305168b1 (patch)
tree084062015af4a61080c48c1796dcffbc90ab02f1 /board/incaip
parent506f044131515a80c7c8479a84df028be880b34e (diff)
downloadu-boot-imx-85ec0bcc1bc40a67368461fee0435d79305168b1.zip
u-boot-imx-85ec0bcc1bc40a67368461fee0435d79305168b1.tar.gz
u-boot-imx-85ec0bcc1bc40a67368461fee0435d79305168b1.tar.bz2
* Patch by Arun Dharankar, 24 Mar 2003:
- add threads / scheduler example code * Add patches by Robert Schwebel, 31 Mar 2003: - add ctrl-c support for kermit download - align bdinfo output on ARM * Add CPU ID, version, and clock speed for INCA-IP
Diffstat (limited to 'board/incaip')
-rw-r--r--board/incaip/incaip.c28
-rw-r--r--board/incaip/memsetup.S2
2 files changed, 29 insertions, 1 deletions
diff --git a/board/incaip/incaip.c b/board/incaip/incaip.c
index 72f1c21..10171dd 100644
--- a/board/incaip/incaip.c
+++ b/board/incaip/incaip.c
@@ -27,6 +27,8 @@
#include <asm/inca-ip.h>
+extern uint incaip_get_cpuclk(void);
+
static ulong max_sdram_size(void)
{
/* The only supported SDRAM data width is 16bit.
@@ -127,3 +129,29 @@ long int initdram(int board_type)
return max_size;
}
+int checkboard (void)
+{
+
+ unsigned long chipid = *INCA_IP_WDT_CHIPID;
+ int part_num;
+
+ puts ("Board: INCA-IP ");
+ part_num = (chipid >> 12) & 0xffff;
+ switch (part_num) {
+ case 0xc0:
+ printf ("Standard Version, ");
+ break;
+ case 0xc1:
+ printf ("Basic Version, ");
+ break;
+ default:
+ printf ("Unknown Part Number 0x%x ", part_num);
+ break;
+ }
+
+ printf ("Chip V1.%ld, ", (chipid >> 28));
+
+ printf("CPU Speed %d MHz\n", incaip_get_cpuclk()/1000000);
+
+ return 0;
+}
diff --git a/board/incaip/memsetup.S b/board/incaip/memsetup.S
index 4faf627..0d4de5a 100644
--- a/board/incaip/memsetup.S
+++ b/board/incaip/memsetup.S
@@ -68,7 +68,7 @@ memsetup:
sw t1, EBU_ADDSEL0(t0)
#if CPU_CLOCK_RATE==150000000 /* 150 MHz clock for the MIPS core */
- li t1, 0xE841417E
+ li t1, 0xA841417E
sw t1, EBU_BUSCON0(t0) /* value set up by magic flash word */
sw t1, EBU_BUSCON2(t0)
#else /* 100 MHz */