diff options
| author | Priyanka Jain <Priyanka.Jain@freescale.com> | 2014-01-30 15:39:58 +0530 |
|---|---|---|
| committer | York Sun <yorksun@freescale.com> | 2014-03-07 14:53:29 -0800 |
| commit | bf4699db852f88b0a30b9d7e8b1bea83d01c0d92 (patch) | |
| tree | 37f0fc6ca9fd11986e690cfe9f3bc4a1eb1441af /board/funkwerk | |
| parent | 8d67c3685e3b4bea8524e2e25b1443b62a69352b (diff) | |
| download | u-boot-imx-bf4699db852f88b0a30b9d7e8b1bea83d01c0d92.zip u-boot-imx-bf4699db852f88b0a30b9d7e8b1bea83d01c0d92.tar.gz u-boot-imx-bf4699db852f88b0a30b9d7e8b1bea83d01c0d92.tar.bz2 | |
powerpc/mpc85xx: Add SCFG_PIXCLKCR register support for T1040
T1040 SoC has SCFG (Supplement Configuration) Block which provides
chip specific configuration and status support. The base address of
SCFG block in T1040 is 0xfc000.
SCFG contains SCFG_PIXCLKCR (DIU pixel clock control register)
at offset 0x28.
Add definition of
-SCFG block
-SCFG_PIXCLKCR register
-Bits definition of SCFG_PIXCLK register
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'board/funkwerk')
0 files changed, 0 insertions, 0 deletions