diff options
author | Ye Li <ye.li@nxp.com> | 2017-03-28 16:52:12 +0800 |
---|---|---|
committer | Ye Li <ye.li@nxp.com> | 2017-06-12 03:19:08 -0500 |
commit | db3ece42971246ce078fb135509f1f33dfd00f2d (patch) | |
tree | ce9dcb075eb24af3c040d22495ddb3da5cd9a325 /board/freescale/t102xqds | |
parent | 0750492425879ceb463314a2e2378bee794e9a62 (diff) | |
download | u-boot-imx-db3ece42971246ce078fb135509f1f33dfd00f2d.zip u-boot-imx-db3ece42971246ce078fb135509f1f33dfd00f2d.tar.gz u-boot-imx-db3ece42971246ce078fb135509f1f33dfd00f2d.tar.bz2 |
MLK-14533 mx7ulp_evk: Change APLL and its PFD0 frequencies
To support HDMI display on EVK board, the LCDIF pix clock must be 25.2Mhz. Since
the its PCC divider range is from 1-8, the max rate of LCDIF PCC source clock is
201.6Mhz. This limits the source clock must from NIC1 bus clock or NIC1 clock, other sources
from APLL PFDs are higher than this max rate.
The NIC1 bus clock and NIC1 clock are from DDRCLK whose parent source is APLL PFD0, so we must
change the APLL PFD0 and have impact to DDRCLK, NIC1 and NIC1 bus.
Eventually, this requests to set the APLL PFD0 frequency to 302.4Mhz (25.2 * 12),
with settings:
PFD0 FRAC: 32
APLL MULT: 22
APLL NUM: 2
APLL DENOM: 5
Signed-off-by: Ye Li <ye.li@nxp.com>
Tested-by: Fancy Fang <chen.fang@nxp.com>
(cherry picked from commit 91be2789a93288cc087cd9e8db522c8308ef007c)
(cherry picked from commit 40fd4ea8d86142a7182d13a99db4f2b4d1b55d35)
Diffstat (limited to 'board/freescale/t102xqds')
0 files changed, 0 insertions, 0 deletions