summaryrefslogtreecommitdiff
path: root/board/freescale/p1010rdb
diff options
context:
space:
mode:
authorYork Sun <yorksun@freescale.com>2013-06-25 11:37:48 -0700
committerYork Sun <yorksun@freescale.com>2013-08-09 12:41:39 -0700
commitc63e137014cf148bc1d234128941dccee3d519ae (patch)
treeafb69c22c33459d14a174973083e2a70e5f49ea7 /board/freescale/p1010rdb
parentb61e06156660579ea6e248abd2506ebdd85e7a14 (diff)
downloadu-boot-imx-c63e137014cf148bc1d234128941dccee3d519ae.zip
u-boot-imx-c63e137014cf148bc1d234128941dccee3d519ae.tar.gz
u-boot-imx-c63e137014cf148bc1d234128941dccee3d519ae.tar.bz2
powerpc/mpc8xxx: Add memory reset control
JEDEC spec requires the clocks to be stable before deasserting reset signal for RDIMMs. Clocks start when any chip select is enabled and clock control register is set. This patch also adds the interface to toggle memory reset signal if needed by the boards. Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'board/freescale/p1010rdb')
-rw-r--r--board/freescale/p1010rdb/ddr.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/freescale/p1010rdb/ddr.c b/board/freescale/p1010rdb/ddr.c
index aa8bada..681f052 100644
--- a/board/freescale/p1010rdb/ddr.c
+++ b/board/freescale/p1010rdb/ddr.c
@@ -139,7 +139,7 @@ phys_size_t fixed_sdram(void)
}
ddr_size = (phys_size_t) CONFIG_SYS_SDRAM_SIZE * 1024 * 1024;
- fsl_ddr_set_memctl_regs(&ddr_cfg_regs, 0);
+ fsl_ddr_set_memctl_regs(&ddr_cfg_regs, 0, 0);
if (set_ddr_laws(CONFIG_SYS_DDR_SDRAM_BASE, ddr_size,
LAW_TRGT_IF_DDR_1) < 0) {