diff options
| author | Peng Fan <peng.fan@nxp.com> | 2016-01-29 10:06:34 +0800 |
|---|---|---|
| committer | fang hui <hui.fang@freescale.com> | 2016-03-16 13:48:18 +0800 |
| commit | 82435d0aed5e6af0b0bdacb2bc51412f0bd51c6f (patch) | |
| tree | 0c503cd96576552b2f92473cedac412911724be3 /board/freescale/mx7dsabresd | |
| parent | 95aa43905d6c7dcd8b5402844ae737236af32a95 (diff) | |
| download | u-boot-imx-82435d0aed5e6af0b0bdacb2bc51412f0bd51c6f.zip u-boot-imx-82435d0aed5e6af0b0bdacb2bc51412f0bd51c6f.tar.gz u-boot-imx-82435d0aed5e6af0b0bdacb2bc51412f0bd51c6f.tar.bz2 | |
MLK-12346 imx: mx7d: switch to use DRAM_PLL, but not DRAM_ALT_CLK_ROOT
To simplify kernel clock management, we switch to use DRAM_PLL for
DRAM controller and DDR PHY, but not use DRAM_ALT_CLK_ROOT.
Signed-off-by: Peng Fan <peng.fan@nxp.com>
Diffstat (limited to 'board/freescale/mx7dsabresd')
| -rw-r--r-- | board/freescale/mx7dsabresd/imximage.cfg | 7 | ||||
| -rw-r--r-- | board/freescale/mx7dsabresd/plugin.S | 27 |
2 files changed, 26 insertions, 8 deletions
diff --git a/board/freescale/mx7dsabresd/imximage.cfg b/board/freescale/mx7dsabresd/imximage.cfg index 2ffc838..db4c939 100644 --- a/board/freescale/mx7dsabresd/imximage.cfg +++ b/board/freescale/mx7dsabresd/imximage.cfg @@ -50,8 +50,11 @@ CSF CONFIG_CSF_SIZE * value value to be stored in the register */ -DATA 4 0x3038a080 0x15000000 -DATA 4 0x30389880 0x01000000 +DATA 4 0x30360070 0x00703021 +DATA 4 0x30360090 0x0 +DATA 4 0x30360070 0x00603021 +CHECK_BITS_SET 4 0x30360070 0x80000000 +DATA 4 0x30389880 0x1 DATA 4 0x30340004 0x4F400005 diff --git a/board/freescale/mx7dsabresd/plugin.S b/board/freescale/mx7dsabresd/plugin.S index 796716f..5c4bc86 100644 --- a/board/freescale/mx7dsabresd/plugin.S +++ b/board/freescale/mx7dsabresd/plugin.S @@ -45,13 +45,28 @@ TUNE_END: bne FREQ_DEFAULT_533 /* Change to 400Mhz for TO1.1 */ + ldr r0, =ANATOP_BASE_ADDR + ldr r1, =0x70 + ldr r2, =0x00703021 + str r2, [r0, r1] + ldr r1, =0x90 + ldr r2, =0x0 + str r2, [r0, r1] + ldr r1, =0x70 + ldr r2, =0x00603021 + str r2, [r0, r1] + + ldr r3, =0x80000000 +wait_lock: + ldr r2, [r0, r1] + and r2, r3 + cmp r2, r3 + bne wait_lock + ldr r0, =CCM_BASE_ADDR - ldr r1, =0x15000000 - ldr r2, =0xa080 - str r1, [r0, r2] - ldr r1, =0x01000000 - ldr r2, =0x9880 - str r1, [r0, r2] + ldr r1, =0x9880 + ldr r2, =0x1 + str r2, [r0, r1] FREQ_DEFAULT_533: .endm |