summaryrefslogtreecommitdiff
path: root/board/freescale/mx6sabresd/mx6sabresd_spl.cfg
diff options
context:
space:
mode:
authorTom Rini <trini@ti.com>2014-11-14 13:53:49 -0500
committerTom Rini <trini@ti.com>2014-11-14 13:53:49 -0500
commit45043cf804763d4cf93fec93d8294e385f87622a (patch)
tree6f8153477648689f4143c317449891818b78b5e6 /board/freescale/mx6sabresd/mx6sabresd_spl.cfg
parent0d485b9095328cdc81b2ee94ff59b988c69b9127 (diff)
parent05d492a3235df397da6200294ea2a802749372a8 (diff)
downloadu-boot-imx-45043cf804763d4cf93fec93d8294e385f87622a.zip
u-boot-imx-45043cf804763d4cf93fec93d8294e385f87622a.tar.gz
u-boot-imx-45043cf804763d4cf93fec93d8294e385f87622a.tar.bz2
Merge branch 'master' of git://www.denx.de/git/u-boot-imx
Diffstat (limited to 'board/freescale/mx6sabresd/mx6sabresd_spl.cfg')
-rw-r--r--board/freescale/mx6sabresd/mx6sabresd_spl.cfg58
1 files changed, 58 insertions, 0 deletions
diff --git a/board/freescale/mx6sabresd/mx6sabresd_spl.cfg b/board/freescale/mx6sabresd/mx6sabresd_spl.cfg
new file mode 100644
index 0000000..2bf4817
--- /dev/null
+++ b/board/freescale/mx6sabresd/mx6sabresd_spl.cfg
@@ -0,0 +1,58 @@
+/*
+ * Copyright (C) 2011 Freescale Semiconductor, Inc.
+ * Jason Liu <r64343@freescale.com>
+ *
+ * SPDX-License-Identifier: GPL-2.0+
+ *
+ * Refer doc/README.imximage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+/* image version */
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi, sd (the board has no nand neither onenand)
+ */
+BOOT_FROM sd
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type Address Value
+ *
+ * where:
+ * Addr-type register length (1,2 or 4 bytes)
+ * Address absolute address of the register
+ * value value to be stored in the register
+ */
+
+/* set the default clock gate to save power */
+DATA 4 0x020c4068 0x00C03F3F
+DATA 4 0x020c406c 0x0030FC03
+DATA 4 0x020c4070 0x0FFFC000
+DATA 4 0x020c4074 0x3FF00000
+DATA 4 0x020c4078 0x00FFF300
+DATA 4 0x020c407c 0x0F0000C3
+DATA 4 0x020c4080 0x000003FF
+
+/* enable AXI cache for VDOA/VPU/IPU */
+DATA 4 0x020e0010 0xF00000CF
+/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
+DATA 4 0x020e0018 0x007F007F
+DATA 4 0x020e001c 0x007F007F
+
+/*
+ * Setup CCM_CCOSR register as follows:
+ *
+ * cko1_en = 1 --> CKO1 enabled
+ * cko1_div = 111 --> divide by 8
+ * cko1_sel = 1011 --> ahb_clk_root
+ *
+ * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
+ */
+DATA 4 0x020c4060 0x000000fb