diff options
| author | Benoît Thébaudeau <benoit.thebaudeau@advansee.com> | 2012-10-01 08:36:25 +0000 |
|---|---|---|
| committer | Stefano Babic <sbabic@denx.de> | 2012-10-16 12:35:10 +0200 |
| commit | a2ac1b3a7d8e685e8fe3805b3169f3dac5c06cf8 (patch) | |
| tree | 03120c255250a910bf8235366fa93c4adfa3f674 /board/freescale/mx6qsabrelite | |
| parent | 6e3dc127545247f123de063a6a101960e3eb2ccd (diff) | |
| download | u-boot-imx-a2ac1b3a7d8e685e8fe3805b3169f3dac5c06cf8.zip u-boot-imx-a2ac1b3a7d8e685e8fe3805b3169f3dac5c06cf8.tar.gz u-boot-imx-a2ac1b3a7d8e685e8fe3805b3169f3dac5c06cf8.tar.bz2 | |
mxc: Fix SDHC multi-instance clock
On mxc, each SDHC instance has a dedicated clock, so gd->sdhc_clk is not
suitable for the multi-instance use case (initialization made directly with
fsl_esdhc_initialize()).
This patch fixes this issue by adding a configuration field for the SDHC input
clock frequency.
Signed-off-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>
Cc: Stefano Babic <sbabic@denx.de>
Cc: Eric Bénard <eric@eukrea.com>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Fabio Estevam <fabio.estevam@freescale.com>
Cc: Jason Liu <r64343@freescale.com>
Cc: Matt Sealey <matt@genesi-usa.com>
Cc: Andy Fleming <afleming@gmail.com>
Diffstat (limited to 'board/freescale/mx6qsabrelite')
| -rw-r--r-- | board/freescale/mx6qsabrelite/mx6qsabrelite.c | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/board/freescale/mx6qsabrelite/mx6qsabrelite.c b/board/freescale/mx6qsabrelite/mx6qsabrelite.c index 4b4e89b..3af8437 100644 --- a/board/freescale/mx6qsabrelite/mx6qsabrelite.c +++ b/board/freescale/mx6qsabrelite/mx6qsabrelite.c @@ -264,6 +264,9 @@ int board_mmc_init(bd_t *bis) s32 status = 0; u32 index = 0; + usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK); + usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK); + for (index = 0; index < CONFIG_SYS_FSL_USDHC_NUM; ++index) { switch (index) { case 0: |