summaryrefslogtreecommitdiff
path: root/board/freescale/mx6qsabreauto
diff options
context:
space:
mode:
authorBai Ping <b51503@freescale.com>2015-10-30 03:14:47 +0800
committerBai Ping <b51503@freescale.com>2015-10-30 22:28:39 +0800
commit3c38fae6dafd3b90fae2598dcbedf6cb7aa6f6af (patch)
treef2d4fe9e7175ca1bb85cca48240a874357e24ff2 /board/freescale/mx6qsabreauto
parent55a80625e81ea9ff5a5286f1d2183a2f0900f5c3 (diff)
downloadu-boot-imx-3c38fae6dafd3b90fae2598dcbedf6cb7aa6f6af.zip
u-boot-imx-3c38fae6dafd3b90fae2598dcbedf6cb7aa6f6af.tar.gz
u-boot-imx-3c38fae6dafd3b90fae2598dcbedf6cb7aa6f6af.tar.bz2
MLK-11795-02 imx: upate the pmic standby voltage for imx6qp
According to the latest datasheet(Rev. B, 07/2015), the VDD_SOC_IN standby voltage should be 1.05V and on i.MX6QP, we can use the PMIC 'APS' mode in standby. we add a 25mV margin to cover the IR drop and board tolerance, so the standby voltage of VDD_SOC_IN should be setting to 1.075V. Signed-off-by: Bai Ping <b51503@freescale.com>
Diffstat (limited to 'board/freescale/mx6qsabreauto')
-rw-r--r--board/freescale/mx6qsabreauto/mx6qsabreauto.c65
1 files changed, 40 insertions, 25 deletions
diff --git a/board/freescale/mx6qsabreauto/mx6qsabreauto.c b/board/freescale/mx6qsabreauto/mx6qsabreauto.c
index 6dcc2dc..de71bfb 100644
--- a/board/freescale/mx6qsabreauto/mx6qsabreauto.c
+++ b/board/freescale/mx6qsabreauto/mx6qsabreauto.c
@@ -778,35 +778,27 @@ int power_init_board(void)
if (!pfuze)
return -ENODEV;
- ret = pfuze_mode_init(pfuze, APS_PFM);
+ if (is_mx6dqp())
+ ret = pfuze_mode_init(pfuze, APS_APS);
+ else
+ ret = pfuze_mode_init(pfuze, APS_PFM);
+
if (ret < 0)
return ret;
- /* set SW1AB staby volatage 0.975V*/
- pmic_reg_read(pfuze, PFUZE100_SW1ABSTBY, &value);
- value &= ~0x3f;
- value |= 0x1b;
- pmic_reg_write(pfuze, PFUZE100_SW1ABSTBY, value);
-
- /* set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
- pmic_reg_read(pfuze, PFUZE100_SW1ABCONF, &value);
- value &= ~0xc0;
- value |= 0x40;
- pmic_reg_write(pfuze, PFUZE100_SW1ABCONF, value);
-
- /* set SW1C staby volatage 0.975V*/
- pmic_reg_read(pfuze, PFUZE100_SW1CSTBY, &value);
- value &= ~0x3f;
- value |= 0x1b;
- pmic_reg_write(pfuze, PFUZE100_SW1CSTBY, value);
-
- /* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */
- pmic_reg_read(pfuze, PFUZE100_SW1CCONF, &value);
- value &= ~0xc0;
- value |= 0x40;
- pmic_reg_write(pfuze, PFUZE100_SW1CCONF, value);
-
if (is_mx6dqp()) {
+ /* set SW1C staby volatage 1.075V*/
+ pmic_reg_read(pfuze, PFUZE100_SW1CSTBY, &value);
+ value &= ~0x3f;
+ value |= 0x1f;
+ pmic_reg_write(pfuze, PFUZE100_SW1CSTBY, value);
+
+ /* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */
+ pmic_reg_read(pfuze, PFUZE100_SW1CCONF, &value);
+ value &= ~0xc0;
+ value |= 0x40;
+ pmic_reg_write(pfuze, PFUZE100_SW1CCONF, value);
+
/* set SW2 staby volatage 0.975V*/
pmic_reg_read(pfuze, PFUZE100_SW2STBY, &value);
value &= ~0x3f;
@@ -818,7 +810,30 @@ int power_init_board(void)
value &= ~0xc0;
value |= 0x40;
pmic_reg_write(pfuze, PFUZE100_SW2CONF, value);
+ } else {
+ /* set SW1AB staby volatage 0.975V*/
+ pmic_reg_read(pfuze, PFUZE100_SW1ABSTBY, &value);
+ value &= ~0x3f;
+ value |= 0x1b;
+ pmic_reg_write(pfuze, PFUZE100_SW1ABSTBY, value);
+ /* set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
+ pmic_reg_read(pfuze, PFUZE100_SW1ABCONF, &value);
+ value &= ~0xc0;
+ value |= 0x40;
+ pmic_reg_write(pfuze, PFUZE100_SW1ABCONF, value);
+
+ /* set SW1C staby volatage 0.975V*/
+ pmic_reg_read(pfuze, PFUZE100_SW1CSTBY, &value);
+ value &= ~0x3f;
+ value |= 0x1b;
+ pmic_reg_write(pfuze, PFUZE100_SW1CSTBY, value);
+
+ /* set SW1C/VDDSOC step ramp up time to from 16us to 4us/25mV */
+ pmic_reg_read(pfuze, PFUZE100_SW1CCONF, &value);
+ value &= ~0xc0;
+ value |= 0x40;
+ pmic_reg_write(pfuze, PFUZE100_SW1CCONF, value);
}
return 0;