diff options
| author | Anish Trivedi <anish@freescale.com> | 2011-01-05 11:48:14 -0600 |
|---|---|---|
| committer | Anish Trivedi <anish@freescale.com> | 2011-01-05 12:11:47 -0600 |
| commit | 5d92b32e22a49b32a35b5d456c8d38af04f53422 (patch) | |
| tree | 1db8abc326346dc6d7945ff88828f57a6225acb8 /board/freescale/mx53_loco | |
| parent | 57c938c25c39fce91192ad9703457367e11f7809 (diff) | |
| download | u-boot-imx-5d92b32e22a49b32a35b5d456c8d38af04f53422.zip u-boot-imx-5d92b32e22a49b32a35b5d456c8d38af04f53422.tar.gz u-boot-imx-5d92b32e22a49b32a35b5d456c8d38af04f53422.tar.bz2 | |
ENGR00137642 MX53 Uboot Align DDR3 script for Loco and SMD boards
Changed the value of one register, offset 0x88, of the ESDCTL controller
to match the official script for the boards, entitled "MX53_TO2_DDR3_LCB.inc",
found at
http://compass.freescale.net/livelink/livelink/221435668/
MX53_TO2_DDR3_LCB.inc.txt?func=doc.Fetch&nodeid=221435668
The register value sets read delay lines. The change is minor.
Signed-off-by: Anish Trivedi <anish@freescale.com>
Diffstat (limited to 'board/freescale/mx53_loco')
| -rw-r--r-- | board/freescale/mx53_loco/flash_header.S | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/board/freescale/mx53_loco/flash_header.S b/board/freescale/mx53_loco/flash_header.S index db056db..0ca3b85 100644 --- a/board/freescale/mx53_loco/flash_header.S +++ b/board/freescale/mx53_loco/flash_header.S @@ -1,5 +1,5 @@ /* - * Copyright (C) 2010 Freescale Semiconductor, Inc. + * Copyright (C) 2010-2011 Freescale Semiconductor, Inc. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as @@ -80,7 +80,7 @@ MXC_DCD_ITEM(21, IOMUXC_BASE_ADDR + 0x720, 0x00300000) MXC_DCD_ITEM(22, IOMUXC_BASE_ADDR + 0x724, 0x04000000) MXC_DCD_ITEM(23, IOMUXC_BASE_ADDR + 0x728, 0x00300000) MXC_DCD_ITEM(24, IOMUXC_BASE_ADDR + 0x72c, 0x00300000) -MXC_DCD_ITEM(25, ESDCTL_BASE_ADDR + 0x088, 0x32383535) +MXC_DCD_ITEM(25, ESDCTL_BASE_ADDR + 0x088, 0x35343535) MXC_DCD_ITEM(26, ESDCTL_BASE_ADDR + 0x090, 0x4d444c44) MXC_DCD_ITEM(27, ESDCTL_BASE_ADDR + 0x07c, 0x01370138) MXC_DCD_ITEM(28, ESDCTL_BASE_ADDR + 0x080, 0x013b013c) |