diff options
author | Wolfgang Denk <wd@denx.de> | 2008-08-28 00:26:52 +0200 |
---|---|---|
committer | Wolfgang Denk <wd@denx.de> | 2008-08-28 00:26:52 +0200 |
commit | 0ba6bfef061872dbe04e6bebbb225806c7fa34ec (patch) | |
tree | 25d0e07c2d902998c3a679aaf6bf4ffedff9289c /board/freescale/mpc8572ds/ddr.c | |
parent | d26b739afe5a6760bd345743188759cd9d0f3b47 (diff) | |
parent | 9cff4448a9cb882defe6c8bde73b77fc0c636799 (diff) | |
download | u-boot-imx-0ba6bfef061872dbe04e6bebbb225806c7fa34ec.zip u-boot-imx-0ba6bfef061872dbe04e6bebbb225806c7fa34ec.tar.gz u-boot-imx-0ba6bfef061872dbe04e6bebbb225806c7fa34ec.tar.bz2 |
Merge branch 'master' of git://git.denx.de/u-boot-mpc85xx
Diffstat (limited to 'board/freescale/mpc8572ds/ddr.c')
-rw-r--r-- | board/freescale/mpc8572ds/ddr.c | 81 |
1 files changed, 81 insertions, 0 deletions
diff --git a/board/freescale/mpc8572ds/ddr.c b/board/freescale/mpc8572ds/ddr.c new file mode 100644 index 0000000..5f8c555 --- /dev/null +++ b/board/freescale/mpc8572ds/ddr.c @@ -0,0 +1,81 @@ +/* + * Copyright 2008 Freescale Semiconductor, Inc. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * Version 2 as published by the Free Software Foundation. + */ + +#include <common.h> +#include <i2c.h> + +#include <asm/fsl_ddr_sdram.h> + +static void get_spd(ddr2_spd_eeprom_t *spd, unsigned char i2c_address) +{ + i2c_read(i2c_address, 0, 1, (uchar *)spd, sizeof(ddr2_spd_eeprom_t)); +} + +unsigned int fsl_ddr_get_mem_data_rate(void) +{ + return get_ddr_freq(0); +} + +void fsl_ddr_get_spd(ddr2_spd_eeprom_t *ctrl_dimms_spd, + unsigned int ctrl_num) +{ + unsigned int i; + unsigned int i2c_address = 0; + + for (i = 0; i < CONFIG_DIMM_SLOTS_PER_CTLR; i++) { + if (ctrl_num == 0 && i == 0) { + i2c_address = SPD_EEPROM_ADDRESS1; + } + if (ctrl_num == 1 && i == 0) { + i2c_address = SPD_EEPROM_ADDRESS2; + } + get_spd(&(ctrl_dimms_spd[i]), i2c_address); + } +} + +void fsl_ddr_board_options(memctl_options_t *popts, unsigned int ctrl_num) +{ + /* + * Factors to consider for clock adjust: + * - number of chips on bus + * - position of slot + * - DDR1 vs. DDR2? + * - ??? + * + * This needs to be determined on a board-by-board basis. + * 0110 3/4 cycle late + * 0111 7/8 cycle late + */ + popts->clk_adjust = 7; + + /* + * Factors to consider for CPO: + * - frequency + * - ddr1 vs. ddr2 + */ + popts->cpo_override = 10; + + /* + * Factors to consider for write data delay: + * - number of DIMMs + * + * 1 = 1/4 clock delay + * 2 = 1/2 clock delay + * 3 = 3/4 clock delay + * 4 = 1 clock delay + * 5 = 5/4 clock delay + * 6 = 3/2 clock delay + */ + popts->write_data_delay = 5; + + /* + * Factors to consider for half-strength driver enable: + * - number of DIMMs installed + */ + popts->half_strength_driver_enable = 0; +} |