summaryrefslogtreecommitdiff
path: root/board/freescale/mpc8560ads/mpc8560ads.c
diff options
context:
space:
mode:
authorPaul Gortmaker <paul.gortmaker@windriver.com>2012-08-13 13:48:57 +0000
committerAndy Fleming <afleming@freescale.com>2012-08-23 10:24:18 -0500
commita2af6a7a84c32ee3c1500000d2a0238052a4f5e1 (patch)
tree09b865541631d9c81786dc3f2b0cad53bcd28af9 /board/freescale/mpc8560ads/mpc8560ads.c
parentae6beb24d7589f1b8b7aa3519afb3c7cdf8e66e5 (diff)
downloadu-boot-imx-a2af6a7a84c32ee3c1500000d2a0238052a4f5e1.zip
u-boot-imx-a2af6a7a84c32ee3c1500000d2a0238052a4f5e1.tar.gz
u-boot-imx-a2af6a7a84c32ee3c1500000d2a0238052a4f5e1.tar.bz2
mpc85xx: use LCRR_DBYP define instead of raw constant
Using the raw value of 0x80000000 directly in the code can lead to "count the zeros" bugs like that fixed in commit 718e9d13b98 ("MPC85xxCDS: Fix missing LCRR_DBYP bits for 66-133MHz LBC") Change all existing raw values to use the symbolic value of LCRR_DBYP instead. Cc: Kumar Gala <galak@kernel.crashing.org> Cc: Scott Wood <scottwood@freescale.com> Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'board/freescale/mpc8560ads/mpc8560ads.c')
-rw-r--r--board/freescale/mpc8560ads/mpc8560ads.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/board/freescale/mpc8560ads/mpc8560ads.c b/board/freescale/mpc8560ads/mpc8560ads.c
index 1a165bf..285edbc 100644
--- a/board/freescale/mpc8560ads/mpc8560ads.c
+++ b/board/freescale/mpc8560ads/mpc8560ads.c
@@ -292,10 +292,10 @@ local_bus_init(void)
lbc_hz = sysinfo.freqSystemBus / 1000000 / clkdiv;
if (lbc_hz < 66) {
- lbc->lcrr = CONFIG_SYS_LBC_LCRR | 0x80000000; /* DLL Bypass */
+ lbc->lcrr = CONFIG_SYS_LBC_LCRR | LCRR_DBYP; /* DLL Bypass */
} else if (lbc_hz >= 133) {
- lbc->lcrr = CONFIG_SYS_LBC_LCRR & (~0x80000000); /* DLL Enabled */
+ lbc->lcrr = CONFIG_SYS_LBC_LCRR & (~LCRR_DBYP); /* DLL Enabled */
} else {
/*
@@ -310,7 +310,7 @@ local_bus_init(void)
lbc->lcrr = 0x10000004;
}
- lbc->lcrr = CONFIG_SYS_LBC_LCRR & (~0x80000000);/* DLL Enabled */
+ lbc->lcrr = CONFIG_SYS_LBC_LCRR & (~LCRR_DBYP);/* DLL Enabled */
udelay(200);
/*