summaryrefslogtreecommitdiff
path: root/board/dbau1x00
diff options
context:
space:
mode:
authorAnthony Felice <tony.felice@timesys.com>2014-09-06 19:47:06 +0200
committerAlbert ARIBAUD <albert.u.boot@aribaud.net>2014-10-07 13:08:31 +0200
commitc19a8bc5711ec63e905ef91f045a1489f0aa3cb0 (patch)
treea29aaf854053be0d81157e8ee1dc106cc9956b8d /board/dbau1x00
parent1454ba8e56d88a8b95ac8050cde2c07c651cd0ae (diff)
downloadu-boot-imx-c19a8bc5711ec63e905ef91f045a1489f0aa3cb0.zip
u-boot-imx-c19a8bc5711ec63e905ef91f045a1489f0aa3cb0.tar.gz
u-boot-imx-c19a8bc5711ec63e905ef91f045a1489f0aa3cb0.tar.bz2
vf610twr: Tune DDR initialization settings
Removed settings in unsupported register fields. They didn’t do anything, and in most cases, were not documented in the reference manual. Changed register settings to comply with JEDEC required values. Changed timing parameters because they included full clock periods that were doing nothing. Signed-off-by: Anthony Felice <tony.felice@timesys.com> [rebased on v2014.10-rc2] Signed-off-by: Stefan Agner <stefan@agner.ch>
Diffstat (limited to 'board/dbau1x00')
0 files changed, 0 insertions, 0 deletions