summaryrefslogtreecommitdiff
path: root/board/chromebook-x86
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2012-12-03 13:56:51 +0000
committerSimon Glass <sjg@chromium.org>2012-12-06 14:30:42 -0800
commit2712f08898de84a9688b4a7b7752ba27e71d63ef (patch)
tree98c4ce6b46df8731581cbdfc2dafa99bfbfa1096 /board/chromebook-x86
parentba74a0ffcb2f1fb2e5a03ca4f2ee7e07c4ebb6fd (diff)
downloadu-boot-imx-2712f08898de84a9688b4a7b7752ba27e71d63ef.zip
u-boot-imx-2712f08898de84a9688b4a7b7752ba27e71d63ef.tar.gz
u-boot-imx-2712f08898de84a9688b4a7b7752ba27e71d63ef.tar.bz2
x86: fdt: Create basic .dtsi file for coreboot
This contains just the minimum information for a coreboot-based board. Signed-off-by: Stefan Reinauer <reinauer@chromium.org> Signed-off-by: Gabe Black <gabeblack@chromium.org> Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'board/chromebook-x86')
-rw-r--r--board/chromebook-x86/dts/alex.dts (renamed from board/chromebook-x86/dts/x86-alex.dts)18
-rw-r--r--board/chromebook-x86/dts/link.dts24
2 files changed, 30 insertions, 12 deletions
diff --git a/board/chromebook-x86/dts/x86-alex.dts b/board/chromebook-x86/dts/alex.dts
index bd90d18..cb6a9e4 100644
--- a/board/chromebook-x86/dts/x86-alex.dts
+++ b/board/chromebook-x86/dts/alex.dts
@@ -1,5 +1,7 @@
/dts-v1/;
+/include/ "coreboot.dtsi"
+
/ {
#address-cells = <1>;
#size-cells = <1>;
@@ -10,19 +12,11 @@
silent_console = <0>;
};
- aliases {
- console = "/serial@e0401000";
- };
+ gpio: gpio {};
- serial@e0401000 {
- compatible = "ns16550";
- reg = <0xe0401000 0x40>;
- id = <1>;
- reg-shift = <1>;
- baudrate = <115200>;
- clock-frequency = <4000000>;
- multiplier = <1>;
- status = "ok";
+ serial {
+ reg = <0x3f8 8>;
+ clock-frequency = <115200>;
};
chosen { };
diff --git a/board/chromebook-x86/dts/link.dts b/board/chromebook-x86/dts/link.dts
new file mode 100644
index 0000000..af60f59
--- /dev/null
+++ b/board/chromebook-x86/dts/link.dts
@@ -0,0 +1,24 @@
+/dts-v1/;
+
+/include/ "coreboot.dtsi"
+
+/ {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ model = "Google Link";
+ compatible = "google,link", "intel,celeron-ivybridge";
+
+ config {
+ silent_console = <0>;
+ };
+
+ gpio: gpio {};
+
+ serial {
+ reg = <0x3f8 8>;
+ clock-frequency = <115200>;
+ };
+
+ chosen { };
+ memory { device_type = "memory"; reg = <0 0>; };
+};