diff options
| author | Stefan Roese <sr@denx.de> | 2008-03-11 13:52:25 +0100 |
|---|---|---|
| committer | Stefan Roese <sr@denx.de> | 2008-03-15 07:22:15 +0100 |
| commit | e4170e5a50c8110f792bc37472833ae669d69951 (patch) | |
| tree | a62e632dcd5fd61c5268744cc4331e7c67e203a2 /board/amcc | |
| parent | b8aa57b5d4d69e8f0810a5e632c0ce41c0f46ee0 (diff) | |
| download | u-boot-imx-e4170e5a50c8110f792bc37472833ae669d69951.zip u-boot-imx-e4170e5a50c8110f792bc37472833ae669d69951.tar.gz u-boot-imx-e4170e5a50c8110f792bc37472833ae669d69951.tar.bz2 | |
ppc4xx: Fix comment in 405EX DDR2 init code
Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'board/amcc')
| -rw-r--r-- | board/amcc/kilauea/init.S | 4 | ||||
| -rw-r--r-- | board/amcc/makalu/init.S | 4 |
2 files changed, 4 insertions, 4 deletions
diff --git a/board/amcc/kilauea/init.S b/board/amcc/kilauea/init.S index 4338744..053fe19 100644 --- a/board/amcc/kilauea/init.S +++ b/board/amcc/kilauea/init.S @@ -1,5 +1,5 @@ /* - * (C) Copyright 2007 + * (C) Copyright 2007-2008 * Stefan Roese, DENX Software Engineering, sr@denx.de. * * Based on code provided from UDTech and AMCC @@ -64,7 +64,7 @@ ext_bus_cntlr_init: /* SET SDRAM_MB3CF - Not enabled */ mtsdram_as(SDRAM_MB3CF, 0x00000000); - /* SDRAM_CLKTR: Adv Addr clock by 90 deg */ + /* SDRAM_CLKTR: Adv Addr clock by 180 deg */ mtsdram_as(SDRAM_CLKTR, 0x80000000); /* Refresh Time register (0x30) Refresh every 7.8125uS */ diff --git a/board/amcc/makalu/init.S b/board/amcc/makalu/init.S index 57c1774..5e9a5e0 100644 --- a/board/amcc/makalu/init.S +++ b/board/amcc/makalu/init.S @@ -1,5 +1,5 @@ /* - * (C) Copyright 2007 + * (C) Copyright 2007-2008 * Stefan Roese, DENX Software Engineering, sr@denx.de. * * Based on code provided from Senao and AMCC @@ -57,7 +57,7 @@ ext_bus_cntlr_init: /* base=08000000, size=128MByte (5), mode=2 (n*10*4) */ mtsdram_as(SDRAM_MB1CF, (0x08000000 >> 3) | 0x5201); - /* SDRAM_CLKTR: Adv Addr clock by 90 deg */ + /* SDRAM_CLKTR: Adv Addr clock by 180 deg */ mtsdram_as(SDRAM_CLKTR,0x80000000); /* Refresh Time register (0x30) Refresh every 7.8125uS */ |