summaryrefslogtreecommitdiff
path: root/board/amcc/yucca/yucca.c
diff options
context:
space:
mode:
authorStefan Roese <sr@denx.de>2007-10-03 07:48:09 +0200
committerStefan Roese <sr@denx.de>2007-10-31 21:20:49 +0100
commit026f71106871f31d17d0ea0db9a7547ff92934bc (patch)
tree1c83a6f38a830c8825eb69b529f565ab93a368dd /board/amcc/yucca/yucca.c
parentc7c6da23028f146d912514b95aefa3da7cf37699 (diff)
downloadu-boot-imx-026f71106871f31d17d0ea0db9a7547ff92934bc.zip
u-boot-imx-026f71106871f31d17d0ea0db9a7547ff92934bc.tar.gz
u-boot-imx-026f71106871f31d17d0ea0db9a7547ff92934bc.tar.bz2
ppc4xx: Make 440SPe PCIe code more generic to use on different 4xx PPCs (2)
This patch is the first patch of a series to make the 440SPe PCIe code usable on different 4xx PPC platforms. In preperation for the new 405EX which is also equipped with PCIe interfaces. (2) This patch renames the functions from 440spe_ to 4xx_ with a little additional cleanup Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'board/amcc/yucca/yucca.c')
-rw-r--r--board/amcc/yucca/yucca.c11
1 files changed, 4 insertions, 7 deletions
diff --git a/board/amcc/yucca/yucca.c b/board/amcc/yucca/yucca.c
index 17c3ba0..c46721c 100644
--- a/board/amcc/yucca/yucca.c
+++ b/board/amcc/yucca/yucca.c
@@ -47,9 +47,6 @@ char *remove_l_w_space(char *in_str );
char *remove_t_w_space(char *in_str );
int get_console_port(void);
-int ppc440spe_init_pcie_rootport(int port);
-void ppc440spe_setup_pcie(struct pci_controller *hose, int port);
-
#define DEBUG_ENV
#ifdef DEBUG_ENV
#define DEBUGF(fmt,args...) printf(fmt ,##args)
@@ -865,10 +862,10 @@ void pcie_setup_hoses(int busno)
#ifdef PCIE_ENDPOINT
yucca_setup_pcie_fpga_endpoint(i);
- if (ppc440spe_init_pcie_endport(i)) {
+ if (ppc4xx_init_pcie_endport(i)) {
#else
yucca_setup_pcie_fpga_rootpoint(i);
- if (ppc440spe_init_pcie_rootport(i)) {
+ if (ppc4xx_init_pcie_rootport(i)) {
#endif
printf("PCIE%d: initialization failed\n", i);
continue;
@@ -890,13 +887,13 @@ void pcie_setup_hoses(int busno)
pci_register_hose(hose);
#ifdef PCIE_ENDPOINT
- ppc440spe_setup_pcie_endpoint(hose, i);
+ ppc4xx_setup_pcie_endpoint(hose, i);
/*
* Reson for no scanning is endpoint can not generate
* upstream configuration accesses.
*/
#else
- ppc440spe_setup_pcie_rootpoint(hose, i);
+ ppc4xx_setup_pcie_rootpoint(hose, i);
env = getenv ("pciscandelay");
if (env != NULL) {