diff options
| author | Stefan Roese <sr@denx.de> | 2005-08-11 18:03:14 +0200 |
|---|---|---|
| committer | Stefan Roese <sr@denx.de> | 2005-08-11 18:03:14 +0200 |
| commit | 84286386a891633aae770bff24189c16a2546ed0 (patch) | |
| tree | 22a1766c01feec23b1aa8a02971b030e22e09b88 /board/amcc/yosemite/init.S | |
| parent | 9e00589bdd0b3f6336e1e6bb98a342a2fa1ef863 (diff) | |
| download | u-boot-imx-84286386a891633aae770bff24189c16a2546ed0.zip u-boot-imx-84286386a891633aae770bff24189c16a2546ed0.tar.gz u-boot-imx-84286386a891633aae770bff24189c16a2546ed0.tar.bz2 | |
Update AMCC Yosemite to get a consistent setup for all AMCC eval
boards (baudrate, environment...). Flash driver fixed.
Patch by Stefan Roese, 11 Aug 2005
Diffstat (limited to 'board/amcc/yosemite/init.S')
| -rw-r--r-- | board/amcc/yosemite/init.S | 21 |
1 files changed, 13 insertions, 8 deletions
diff --git a/board/amcc/yosemite/init.S b/board/amcc/yosemite/init.S index 7ba43c7..425ad08 100644 --- a/board/amcc/yosemite/init.S +++ b/board/amcc/yosemite/init.S @@ -86,14 +86,19 @@ tlbtab: tlbtab_start - /* - 0xf0000000 must be first, before relocation SA_I must be off to use the - dcache as stack. It is patched after relocation to enable SA_I - */ - tlbentry( 0xf0000000, SZ_256M, 0xf0000000, 0, AC_R|AC_W|AC_X|SA_G/*|SA_I*/) - tlbentry( CFG_SDRAM_BASE, SZ_256M, 0x00000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I ) - tlbentry( CFG_PCI_BASE, SZ_256M, 0xE0000000, 0, AC_R|AC_W|SA_G|SA_I ) - tlbentry( CFG_NVRAM_BASE_ADDR, SZ_16K, 0x80000000, 0, AC_R|AC_W|AC_X|SA_W|SA_I ) + + /* + * BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to use the + * speed up boot process. It is patched after relocation to enable SA_I + */ + tlbentry( CFG_BOOT_BASE_ADDR, SZ_256M, CFG_BOOT_BASE_ADDR, 0, AC_R|AC_W|AC_X|SA_G/*|SA_I*/) + + /* TLB-entry for init-ram in dcache (SA_I must be turned off!) */ + tlbentry( CFG_INIT_RAM_ADDR, SZ_64K, CFG_INIT_RAM_ADDR, 0, AC_R|AC_W|AC_X|SA_G ) + + tlbentry( CFG_SDRAM_BASE, SZ_256M, CFG_SDRAM_BASE, 0, AC_R|AC_W|AC_X|SA_G|SA_I ) + tlbentry( CFG_PCI_BASE, SZ_256M, CFG_PCI_BASE, 0, AC_R|AC_W|SA_G|SA_I ) + tlbentry( CFG_NVRAM_BASE_ADDR, SZ_256M, CFG_NVRAM_BASE_ADDR, 0, AC_R|AC_W|AC_X|SA_W|SA_I ) /* PCI */ tlbentry( CFG_PCI_MEMBASE, SZ_256M, CFG_PCI_MEMBASE, 0, AC_R|AC_W|SA_G|SA_I ) |