summaryrefslogtreecommitdiff
path: root/board/actux4/actux4.c
diff options
context:
space:
mode:
authorMichael Schwingen <michael@schwingen.org>2008-01-16 19:53:23 +0100
committerJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>2008-01-18 01:00:03 +0100
commit66a4344a4d910a11125df7768899ad529719855e (patch)
treeb116064e58254c4b82b8f16a5ec4cc166bd12387 /board/actux4/actux4.c
parentbc24345e4101a5c996d6b48ce497b09c53025dc6 (diff)
downloadu-boot-imx-66a4344a4d910a11125df7768899ad529719855e.zip
u-boot-imx-66a4344a4d910a11125df7768899ad529719855e.tar.gz
u-boot-imx-66a4344a4d910a11125df7768899ad529719855e.tar.bz2
add AcTux-4 board support
Signed-off-by: Michael Schwingen <michael@schwingen.org>
Diffstat (limited to 'board/actux4/actux4.c')
-rw-r--r--board/actux4/actux4.c132
1 files changed, 132 insertions, 0 deletions
diff --git a/board/actux4/actux4.c b/board/actux4/actux4.c
new file mode 100644
index 0000000..84037fa
--- /dev/null
+++ b/board/actux4/actux4.c
@@ -0,0 +1,132 @@
+/*
+ * (C) Copyright 2007
+ * Michael Schwingen, michael@schwingen.org
+ *
+ * (C) Copyright 2006
+ * Stefan Roese, DENX Software Engineering, sr@denx.de.
+ *
+ * (C) Copyright 2002
+ * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
+ *
+ * (C) Copyright 2002
+ * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
+ * Marius Groeger <mgroeger@sysgo.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <command.h>
+#include <malloc.h>
+#include <asm/arch/ixp425.h>
+
+#include <miiphy.h>
+
+#include "actux4_hw.h"
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int board_init (void)
+{
+ gd->bd->bi_arch_number = MACH_TYPE_ACTUX4;
+
+ /* adress of boot parameters */
+ gd->bd->bi_boot_params = 0x00000100;
+
+ GPIO_OUTPUT_CLEAR (CFG_GPIO_nPWRON);
+ GPIO_OUTPUT_ENABLE (CFG_GPIO_nPWRON);
+
+ GPIO_OUTPUT_CLEAR (CFG_GPIO_IORST);
+ GPIO_OUTPUT_ENABLE (CFG_GPIO_IORST);
+
+ /* led not populated on board*/
+ GPIO_OUTPUT_ENABLE (CFG_GPIO_LED3);
+ GPIO_OUTPUT_SET (CFG_GPIO_LED3);
+
+ /* middle LED */
+ GPIO_OUTPUT_ENABLE (CFG_GPIO_LED2);
+ GPIO_OUTPUT_SET (CFG_GPIO_LED2);
+
+ /* right LED */
+ /* weak pulldown = LED weak on */
+ GPIO_OUTPUT_DISABLE (CFG_GPIO_LED1);
+ GPIO_OUTPUT_SET (CFG_GPIO_LED1);
+
+ /* Setup GPIO's for Interrupt inputs */
+ GPIO_OUTPUT_DISABLE (CFG_GPIO_USBINTA);
+ GPIO_OUTPUT_DISABLE (CFG_GPIO_USBINTB);
+ GPIO_OUTPUT_DISABLE (CFG_GPIO_USBINTC);
+ GPIO_OUTPUT_DISABLE (CFG_GPIO_RTCINT);
+ GPIO_OUTPUT_DISABLE (CFG_GPIO_PCI_INTA);
+ GPIO_OUTPUT_DISABLE (CFG_GPIO_PCI_INTB);
+
+ GPIO_INT_ACT_LOW_SET (CFG_GPIO_USBINTA);
+ GPIO_INT_ACT_LOW_SET (CFG_GPIO_USBINTB);
+ GPIO_INT_ACT_LOW_SET (CFG_GPIO_USBINTC);
+ GPIO_INT_ACT_LOW_SET (CFG_GPIO_RTCINT);
+ GPIO_INT_ACT_LOW_SET (CFG_GPIO_PCI_INTA);
+ GPIO_INT_ACT_LOW_SET (CFG_GPIO_PCI_INTB);
+
+ /* Setup GPIO's for 33MHz clock output */
+ *IXP425_GPIO_GPCLKR = 0x011001FF;
+ GPIO_OUTPUT_ENABLE (CFG_GPIO_EXTBUS_CLK);
+ GPIO_OUTPUT_ENABLE (CFG_GPIO_PCI_CLK);
+
+ *IXP425_EXP_CS1 = 0xbd113c42;
+
+ udelay (10000);
+ GPIO_OUTPUT_SET (CFG_GPIO_IORST);
+ udelay (10000);
+ GPIO_OUTPUT_CLEAR (CFG_GPIO_IORST);
+ udelay (10000);
+ GPIO_OUTPUT_SET (CFG_GPIO_IORST);
+
+ return 0;
+}
+
+/* Check Board Identity */
+int checkboard (void)
+{
+ puts ("Board: AcTux-4\n");
+ return (0);
+}
+
+int dram_init (void)
+{
+ gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
+ gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
+
+ return (0);
+}
+
+/*
+ * Hardcoded flash setup:
+ * Flash 0 is a non-CFI SST 39VF020 flash, 8 bit flash / 8 bit bus.
+ * Flash 1 is an Intel *16 flash using the CFI driver.
+ */
+ulong board_flash_get_legacy (ulong base, int banknum, flash_info_t * info)
+{
+ if (banknum == 0) { /* non-CFI boot flash */
+ info->portwidth = 1;
+ info->chipwidth = 1;
+ info->interface = FLASH_CFI_X8;
+ return 1;
+ } else
+ return 0;
+}