diff options
| author | Stefano Babic <sbabic@denx.de> | 2010-03-28 13:43:26 +0200 |
|---|---|---|
| committer | trix <trix@windriver.com> | 2010-04-30 05:23:24 -0500 |
| commit | 5e1fe88fe3df2555a8a0cba7d2ffaf2b03041dfb (patch) | |
| tree | 24ef331468f517e64921b92db5a966fc12284d6f /arch | |
| parent | 272017853339f5b9685f9488bdaf5405812d12a4 (diff) | |
| download | u-boot-imx-5e1fe88fe3df2555a8a0cba7d2ffaf2b03041dfb.zip u-boot-imx-5e1fe88fe3df2555a8a0cba7d2ffaf2b03041dfb.tar.gz u-boot-imx-5e1fe88fe3df2555a8a0cba7d2ffaf2b03041dfb.tar.bz2 | |
Moved board specific values in config file
The lowlevel_init file contained some hard-coded values
to setup the RAM. These board related values are moved into
the board configuration file.
Signed-off-by: Stefano Babic <sbabic@denx.de>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/cpu/arm_cortexa8/mx51/lowlevel_init.S | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/arch/arm/cpu/arm_cortexa8/mx51/lowlevel_init.S b/arch/arm/cpu/arm_cortexa8/mx51/lowlevel_init.S index 31af9e2..783c81f 100644 --- a/arch/arm/cpu/arm_cortexa8/mx51/lowlevel_init.S +++ b/arch/arm/cpu/arm_cortexa8/mx51/lowlevel_init.S @@ -158,6 +158,7 @@ /* Switch peripheral to PLL 3 */ ldr r0, =CCM_BASE_ADDR ldr r1, =0x000010C0 + orr r1,r1,#CONFIG_SYS_DDR_CLKSEL str r1, [r0, #CLKCTL_CBCMR] ldr r1, =0x13239145 str r1, [r0, #CLKCTL_CBCDR] @@ -171,6 +172,7 @@ ldr r1, =0x19239145 str r1, [r0, #CLKCTL_CBCDR] ldr r1, =0x000020C0 + orr r1,r1,#CONFIG_SYS_DDR_CLKSEL str r1, [r0, #CLKCTL_CBCMR] mov r3, #DP_OP_216 @@ -201,9 +203,10 @@ /* setup the rest */ /* Use lp_apm (24MHz) source for perclk */ ldr r1, =0x000020C2 + orr r1,r1,#CONFIG_SYS_DDR_CLKSEL str r1, [r0, #CLKCTL_CBCMR] /* ddr clock from PLL 1, all perclk dividers are 1 since using 24MHz */ - ldr r1, =0x59E35100 + ldr r1, =CONFIG_SYS_CLKTL_CBCDR str r1, [r0, #CLKCTL_CBCDR] /* Restore the default values in the Gate registers */ |