diff options
author | Hou Zhiqiang <Zhiqiang.Hou@nxp.com> | 2016-10-31 10:59:16 +0800 |
---|---|---|
committer | York Sun <york.sun@nxp.com> | 2016-11-21 09:20:32 -0800 |
commit | 5eef15ea9d297d270935510d8a635f8d8bf72439 (patch) | |
tree | 10671830503af86b17d6dacfd6249316dc69386d /arch | |
parent | 4359a3b9e44be89bac2bc62ed6d48e6a64164cdf (diff) | |
download | u-boot-imx-5eef15ea9d297d270935510d8a635f8d8bf72439.zip u-boot-imx-5eef15ea9d297d270935510d8a635f8d8bf72439.tar.gz u-boot-imx-5eef15ea9d297d270935510d8a635f8d8bf72439.tar.bz2 |
fsl: serdes: fix a deadloop issue for P4080
This deadloop is introduced by commit:
71fe222 fsl: serdes: ensure accessing the initialized maps of serdes protocol
deadloop detail:
cpu_init_r => fsl_serdes_init => p4080_erratum_serdes_a005 =>
is_serdes_configured => fsl_serdes_init
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'arch')
-rw-r--r-- | arch/powerpc/cpu/mpc85xx/fsl_corenet_serdes.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/powerpc/cpu/mpc85xx/fsl_corenet_serdes.c b/arch/powerpc/cpu/mpc85xx/fsl_corenet_serdes.c index 72d5e30..b6c4341 100644 --- a/arch/powerpc/cpu/mpc85xx/fsl_corenet_serdes.c +++ b/arch/powerpc/cpu/mpc85xx/fsl_corenet_serdes.c @@ -607,6 +607,9 @@ void fsl_serdes_init(void) soc_serdes_init(); + /* Set the first bit to indicate serdes has been initialized */ + serdes_prtcl_map |= (1 << NONE); + #ifdef CONFIG_SYS_P4080_ERRATUM_SERDES8 /* * Bank two uses the clock from bank three, so if bank two is enabled, @@ -862,9 +865,6 @@ void fsl_serdes_init(void) SRDS_RSTCTL_SDPD); } #endif - - /* Set the first bit to indicate serdes has been initialized */ - serdes_prtcl_map |= (1 << NONE); } const char *serdes_clock_to_string(u32 clock) |