diff options
| author | ajoy <akdas75@yahoo.in> | 2012-11-17 21:10:15 +0000 |
|---|---|---|
| committer | Tom Rini <trini@ti.com> | 2012-12-10 08:55:25 -0700 |
| commit | cc1182beea3712c948dd91d3877cacbbdab3d6ae (patch) | |
| tree | a9f9fe14e530889017a45ec9549dd5b6556841a8 /arch | |
| parent | 86021143a3081bd62d85abcc48135a0babc0096a (diff) | |
| download | u-boot-imx-cc1182beea3712c948dd91d3877cacbbdab3d6ae.zip u-boot-imx-cc1182beea3712c948dd91d3877cacbbdab3d6ae.tar.gz u-boot-imx-cc1182beea3712c948dd91d3877cacbbdab3d6ae.tar.bz2 | |
OMAP3 SPI : Fixed bugs related to SPI transfer
Added posted writes (read after writes) to effect the
change immediately for channel confiuration and channel
enable register
Disable the channel to purge receieve data in TX_ONLY
mode transfer otherwise rx data will get affected by
the next immediate RX_ONLY mode transfer
Wait for the EOT bit to be set after last byte has been
loaded to TX shift register in the the TX_ONLY mode.This
ensures TX data has been completely shifted out
Disable the channel in RX_ONLY mode before reading the
last data from RXX register to prevent the SPI slave
to transmit next word
Signed-off-by: Ajoy Kumar Das <akdas75@yahoo.in>
Cc: Tom Rini <trini@ti.com>
Cc: jacopo mondi <j.mondi@voltaelectronics.com>
Diffstat (limited to 'arch')
0 files changed, 0 insertions, 0 deletions