diff options
| author | Tom Rini <trini@ti.com> | 2013-05-31 10:48:03 -0400 |
|---|---|---|
| committer | Tom Rini <trini@ti.com> | 2013-06-04 16:32:31 -0400 |
| commit | 320d9746d3aa8373b86e8f6331bc7c8c8c87fced (patch) | |
| tree | b7f97d7ec22b265cbcc426751136d6bbfa7a685b /arch | |
| parent | 0ac6db263132113f2ada36628a04e73d3dc2949a (diff) | |
| download | u-boot-imx-320d9746d3aa8373b86e8f6331bc7c8c8c87fced.zip u-boot-imx-320d9746d3aa8373b86e8f6331bc7c8c8c87fced.tar.gz u-boot-imx-320d9746d3aa8373b86e8f6331bc7c8c8c87fced.tar.bz2 | |
am33xx: Correct NON_SECURE_SRAM_START/END
Prior to Sricharan's cleanup of the boot parameter saving code, we
did not make use of NON_SECURE_SRAM_START on am33xx, so it wasn't a
problem that the address was pointing to the middle of our running SPL.
Correct to point to the base location of the download image area.
Increase CONFIG_SPL_TEXT_BASE to account for this scratch area being
used. As part of correcting these tests, make use of the fact that
we've always been placing our stack outside of the download image area
(which is fine, once the downloaded image is run, ROM is gone) so
correct the max size test to be the ROM defined top of the download area
to where we link/load at.
Signed-off-by: Tom Rini <trini@ti.com>
---
Changes in v2:
- Fix typo noted by Peter Korsgaard
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/include/asm/arch-am33xx/omap.h | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/include/asm/arch-am33xx/omap.h b/arch/arm/include/asm/arch-am33xx/omap.h index 7e3bb9c..db15159 100644 --- a/arch/arm/include/asm/arch-am33xx/omap.h +++ b/arch/arm/include/asm/arch-am33xx/omap.h @@ -29,8 +29,8 @@ * at 0x40304000(EMU base) so that our code works for both EMU and GP */ #ifdef CONFIG_AM33XX -#define NON_SECURE_SRAM_START 0x40304000 -#define NON_SECURE_SRAM_END 0x4030E000 +#define NON_SECURE_SRAM_START 0x402F0400 +#define NON_SECURE_SRAM_END 0x40310000 #elif defined(CONFIG_TI814X) #define NON_SECURE_SRAM_START 0x40300000 #define NON_SECURE_SRAM_END 0x40320000 |