summaryrefslogtreecommitdiff
path: root/arch
diff options
context:
space:
mode:
authorYe.Li <B37916@freescale.com>2015-03-02 21:06:23 +0800
committerYe.Li <B37916@freescale.com>2015-03-04 11:32:21 +0800
commite55c4f7bf5a66b34c2d01c42bac667cb3789b0c1 (patch)
treefc4796e98e0bbbf0e5392916c7ea734e5379f686 /arch
parent3bf52a153e2964d4fdc17f0e8cb816686cbb6c2b (diff)
downloadu-boot-imx-e55c4f7bf5a66b34c2d01c42bac667cb3789b0c1.zip
u-boot-imx-e55c4f7bf5a66b34c2d01c42bac667cb3789b0c1.tar.gz
u-boot-imx-e55c4f7bf5a66b34c2d01c42bac667cb3789b0c1.tar.bz2
MLK-10363-1 udc: Update i.MX udc driver to support MX7
Update driver codes and registers define for MX7. Implement udc callback function in MX7 arch. Signed-off-by: Ye.Li <B37916@freescale.com>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/cpu/armv7/mx7/soc.c26
1 files changed, 2 insertions, 24 deletions
diff --git a/arch/arm/cpu/armv7/mx7/soc.c b/arch/arm/cpu/armv7/mx7/soc.c
index 058396e..8eff842 100644
--- a/arch/arm/cpu/armv7/mx7/soc.c
+++ b/arch/arm/cpu/armv7/mx7/soc.c
@@ -20,10 +20,6 @@
#include <recovery.h>
#endif
#endif
-#ifdef CONFIG_IMX_UDC
-#include <asm/arch/mx7_usbphy.h>
-#include <usb/imx_udc.h>
-#endif
#define TEMPERATURE_MIN -40
#define TEMPERATURE_HOT 80
@@ -509,30 +505,12 @@ void set_usb_phy1_clk(void)
}
void enable_usb_phy1_clk(unsigned char enable)
{
- if (enable)
- writel(BM_USBPHY_CTRL_CLKGATE,
- USB_PHY0_BASE_ADDR + HW_USBPHY_CTRL_CLR);
- else
- writel(BM_USBPHY_CTRL_CLKGATE,
- USB_PHY0_BASE_ADDR + HW_USBPHY_CTRL_SET);
}
void reset_usb_phy1(void)
{
/* Reset USBPHY module */
- u32 temp;
- temp = readl(USB_PHY0_BASE_ADDR + HW_USBPHY_CTRL);
- temp |= BM_USBPHY_CTRL_SFTRST;
- writel(temp, USB_PHY0_BASE_ADDR + HW_USBPHY_CTRL);
- udelay(10);
-
- /* Remove CLKGATE and SFTRST */
- temp = readl(USB_PHY0_BASE_ADDR + HW_USBPHY_CTRL);
- temp &= ~(BM_USBPHY_CTRL_CLKGATE | BM_USBPHY_CTRL_SFTRST);
- writel(temp, USB_PHY0_BASE_ADDR + HW_USBPHY_CTRL);
- udelay(10);
-
- /* Power up the PHY */
- writel(0, USB_PHY0_BASE_ADDR + HW_USBPHY_PWD);
+ setbits_le32(&src_reg->usbophy1_rcr, 0x00000001);
}
+
#endif