diff options
| author | Simon Glass <sjg@chromium.org> | 2014-11-12 22:42:24 -0700 |
|---|---|---|
| committer | Simon Glass <sjg@chromium.org> | 2014-11-21 07:34:14 +0100 |
| commit | 1b4f25ff8e6967f14494c5a0d173758a7a3ac279 (patch) | |
| tree | a39976e85bb51d2ffb80a5480bd957ed68bc2b64 /arch/x86/include/asm/arch-ivybridge/pch.h | |
| parent | 8e0df066ffc40fde4cf43014114f8e472b8b9bd6 (diff) | |
| download | u-boot-imx-1b4f25ff8e6967f14494c5a0d173758a7a3ac279.zip u-boot-imx-1b4f25ff8e6967f14494c5a0d173758a7a3ac279.tar.gz u-boot-imx-1b4f25ff8e6967f14494c5a0d173758a7a3ac279.tar.bz2 | |
x86: ivybridge: Add support for early GPIO init
When not relying on Coreboot for GPIO init the GPIOs must be set up
correctly. This is currently done statically through a rather ugly method.
As the GPIOs are figured out they can be moved to the device tree and set
up as needed rather than all at the start.
In this implementation, board files should call ich_gpio_set_gpio_map()
before the GPIO driver is used in order to provide the GPIO information.
We use the early PCI interface so that this driver can now be used before
relocation.
Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/include/asm/arch-ivybridge/pch.h')
| -rw-r--r-- | arch/x86/include/asm/arch-ivybridge/pch.h | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/arch/x86/include/asm/arch-ivybridge/pch.h b/arch/x86/include/asm/arch-ivybridge/pch.h index 290a737..ae338e3 100644 --- a/arch/x86/include/asm/arch-ivybridge/pch.h +++ b/arch/x86/include/asm/arch-ivybridge/pch.h @@ -142,6 +142,22 @@ #define FD2 0x3428 /* 32bit */ #define CG 0x341c /* 32bit */ +/* ICH7 GPIOBASE */ +#define GPIO_USE_SEL 0x00 +#define GP_IO_SEL 0x04 +#define GP_LVL 0x0c +#define GPO_BLINK 0x18 +#define GPI_INV 0x2c +#define GPIO_USE_SEL2 0x30 +#define GP_IO_SEL2 0x34 +#define GP_LVL2 0x38 +#define GPIO_USE_SEL3 0x40 +#define GP_IO_SEL3 0x44 +#define GP_LVL3 0x48 +#define GP_RST_SEL1 0x60 +#define GP_RST_SEL2 0x64 +#define GP_RST_SEL3 0x68 + /* ICH7 PMBASE */ #define PM1_STS 0x00 #define WAK_STS (1 << 15) |