summaryrefslogtreecommitdiff
path: root/arch/x86/cpu/coreboot/coreboot.c
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2014-11-12 22:42:15 -0700
committerSimon Glass <sjg@chromium.org>2014-11-21 07:34:12 +0100
commit2b6051541b562b72d2cf784376a84552da18318d (patch)
treec21b6ae92539eb63628f15b52044dd164471aed7 /arch/x86/cpu/coreboot/coreboot.c
parent6fb3b72e8745073465b4a5875b7750cc43cbd1af (diff)
downloadu-boot-imx-2b6051541b562b72d2cf784376a84552da18318d.zip
u-boot-imx-2b6051541b562b72d2cf784376a84552da18318d.tar.gz
u-boot-imx-2b6051541b562b72d2cf784376a84552da18318d.tar.bz2
x86: ivybridge: Add early LPC init so that serial works
The PCH (Platform Controller Hub) includes an LPC (Low Pin Count) device which provides a serial port. This is accessible on Chromebooks, so enable it early in the boot process. Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/cpu/coreboot/coreboot.c')
0 files changed, 0 insertions, 0 deletions