summaryrefslogtreecommitdiff
path: root/arch/powerpc/include/asm/immap_85xx.h
diff options
context:
space:
mode:
authorKim Phillips <kim.phillips@freescale.com>2010-08-09 18:39:57 -0500
committerKumar Gala <galak@kernel.crashing.org>2010-08-19 02:06:13 -0500
commit680c613a5cc7be59a9123765c51287bc306df02f (patch)
tree66878ea50e3a1aa7f47c868ceb5c18347a311322 /arch/powerpc/include/asm/immap_85xx.h
parentbd2313078114c4b44c4a5ce149af43bcb7fc8854 (diff)
downloadu-boot-imx-680c613a5cc7be59a9123765c51287bc306df02f.zip
u-boot-imx-680c613a5cc7be59a9123765c51287bc306df02f.tar.gz
u-boot-imx-680c613a5cc7be59a9123765c51287bc306df02f.tar.bz2
powerpc/8xxx: share PIC defines among 85xx and 86xx
fixes breakeage introduced by commit a37c36f4e70bada297f281b0e542539ad43e50f6 "powerpc/8xxx: query feature reporting register for num cores on unknown cpus" Reported-by: Wolfgang Denk <wd@denx.de> Signed-off-by: Kim Phillips <kim.phillips@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'arch/powerpc/include/asm/immap_85xx.h')
-rw-r--r--arch/powerpc/include/asm/immap_85xx.h4
1 files changed, 1 insertions, 3 deletions
diff --git a/arch/powerpc/include/asm/immap_85xx.h b/arch/powerpc/include/asm/immap_85xx.h
index c1382c8..e5a02c3 100644
--- a/arch/powerpc/include/asm/immap_85xx.h
+++ b/arch/powerpc/include/asm/immap_85xx.h
@@ -760,8 +760,6 @@ typedef struct ccsr_pic {
u32 eoi; /* End Of IRQ */
u8 res9[3916];
u32 frr; /* Feature Reporting */
-#define MPC85xx_PICFRR_NCPU_MASK 0x00001f00
-#define MPC85xx_PICFRR_NCPU_SHIFT 8
u8 res10[28];
u32 gcr; /* Global Configuration */
#define MPC85xx_PICGCR_RST 0x80000000
@@ -2301,7 +2299,7 @@ typedef struct ccsr_pme {
(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_DMA_OFFSET)
#define CONFIG_SYS_MPC85xx_ESDHC_ADDR \
(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESDHC_OFFSET)
-#define CONFIG_SYS_MPC85xx_PIC_ADDR \
+#define CONFIG_SYS_MPC8xxx_PIC_ADDR \
(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PIC_OFFSET)
#define CONFIG_SYS_MPC85xx_CPM_ADDR \
(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_CPM_OFFSET)