summaryrefslogtreecommitdiff
path: root/arch/powerpc/cpu
diff options
context:
space:
mode:
authorStefano Babic <sbabic@denx.de>2012-07-19 23:00:02 +0000
committerWolfgang Denk <wd@denx.de>2012-07-21 23:37:48 +0200
commit569fadcd74ff2c7b456dfaa368b9f6144bc7ab3a (patch)
treedd197209cb64f425bd7f8f6b96a0e54c70c724ca /arch/powerpc/cpu
parentc2b3dcc24d80cd40b0e83bd169e787303c4055cc (diff)
downloadu-boot-imx-569fadcd74ff2c7b456dfaa368b9f6144bc7ab3a.zip
u-boot-imx-569fadcd74ff2c7b456dfaa368b9f6144bc7ab3a.tar.gz
u-boot-imx-569fadcd74ff2c7b456dfaa368b9f6144bc7ab3a.tar.bz2
MPC83xx, MPC85xx: compile stub cache function
An empty flush_dcache_range() was added into MPC83xx and MPC85xx to work with drivers shared with other architecture. However, it is compiled only if USB is set, but it is required for other drivers (FSL_ESDHC), too. Signed-off-by: Stefano Babic <sbabic@denx.de> CC: Andy Fleming <afleming@gmail.com> CC: Dirk Behme <dirk.behme@de.bosch.com> CC: Marek Vasut <marex@denx.de> CC: Wolfgang Denk <wd@denx.de> Added MPC83xx version. Signed-off-by: Wolfgang Denk <wd@denx.de>
Diffstat (limited to 'arch/powerpc/cpu')
-rw-r--r--arch/powerpc/cpu/mpc83xx/Makefile2
-rw-r--r--arch/powerpc/cpu/mpc85xx/Makefile2
2 files changed, 2 insertions, 2 deletions
diff --git a/arch/powerpc/cpu/mpc83xx/Makefile b/arch/powerpc/cpu/mpc83xx/Makefile
index 012ab6b0..687f5e9 100644
--- a/arch/powerpc/cpu/mpc83xx/Makefile
+++ b/arch/powerpc/cpu/mpc83xx/Makefile
@@ -42,7 +42,7 @@ COBJS-$(CONFIG_PCIE) += pcie.o
COBJS-$(CONFIG_OF_LIBFDT) += fdt.o
# Stub implementations of cache management functions for USB
-COBJS-$(CONFIG_USB_EHCI) += cache.o
+COBJS-y += cache.o
ifdef CONFIG_FSL_DDR2
COBJS_LN-$(CONFIG_MPC8349) += ddr-gen2.o
diff --git a/arch/powerpc/cpu/mpc85xx/Makefile b/arch/powerpc/cpu/mpc85xx/Makefile
index 7d65aa7..34f6c54 100644
--- a/arch/powerpc/cpu/mpc85xx/Makefile
+++ b/arch/powerpc/cpu/mpc85xx/Makefile
@@ -131,7 +131,7 @@ COBJS += tlb.o
COBJS += traps.o
# Stub implementations of cache management functions for USB
-COBJS-$(CONFIG_USB_EHCI) += cache.o
+COBJS += cache.o
SRCS := $(START:.o=.S) $(SOBJS:.o=.S) $(COBJS:.o=.c)
OBJS := $(addprefix $(obj),$(SOBJS) $(COBJS))