summaryrefslogtreecommitdiff
path: root/arch/powerpc/cpu/mpc8220/loadtask.c
diff options
context:
space:
mode:
authorTimur Tabi <timur@freescale.com>2011-04-14 15:37:06 -0500
committerKumar Gala <galak@kernel.crashing.org>2011-04-28 22:09:23 -0500
commitf68d3063491442ca5d871d3019a9d3f195873ed7 (patch)
tree10ebc71b9adaee748e9254e1ebe3338b2392ec21 /arch/powerpc/cpu/mpc8220/loadtask.c
parent7d6d9ba9d0cb0bb2fefc4ce16c191c1bbad7b656 (diff)
downloadu-boot-imx-f68d3063491442ca5d871d3019a9d3f195873ed7.zip
u-boot-imx-f68d3063491442ca5d871d3019a9d3f195873ed7.tar.gz
u-boot-imx-f68d3063491442ca5d871d3019a9d3f195873ed7.tar.bz2
powerpc/85xx: Extend SERDES9 erratum work-around to SGMII, SRIO, and AURORA
Part of the SERDES9 erratum work-around is to set some bits in the SerDes TTLCR0 register for lanes configured as XAUI, SGMII, SRIO, or AURORA. The current code does this only for XAUI, so extend it to the other protocols. Signed-off-by: Timur Tabi <timur@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'arch/powerpc/cpu/mpc8220/loadtask.c')
0 files changed, 0 insertions, 0 deletions