summaryrefslogtreecommitdiff
path: root/arch/microblaze/include
diff options
context:
space:
mode:
authorSRICHARAN R <r.sricharan@ti.com>2013-11-08 17:40:37 +0530
committerTom Rini <trini@ti.com>2013-12-04 08:12:08 -0500
commit6c70935d7525a4b2b144b49457d2bae85f1d111a (patch)
tree663b91f30c048968bcef5a4bf3916b123c51f7ab /arch/microblaze/include
parent39302dcd3013134e936cc76ccee8d1ed5522bfa0 (diff)
downloadu-boot-imx-6c70935d7525a4b2b144b49457d2bae85f1d111a.zip
u-boot-imx-6c70935d7525a4b2b144b49457d2bae85f1d111a.tar.gz
u-boot-imx-6c70935d7525a4b2b144b49457d2bae85f1d111a.tar.bz2
ARM: DRA: EMIF: Change DDR3 settings to use hw leveling
Currently the DDR3 memory on DRA7 ES1.0 evm board is enabled using software leveling. This was done since hardware leveling was not working. Now that the right sequence to do hw leveling is identified, use it. This is required for EMIF clockdomain to idle and come back during lowpower usecases. Signed-off-by: Sricharan R <r.sricharan@ti.com>
Diffstat (limited to 'arch/microblaze/include')
0 files changed, 0 insertions, 0 deletions