summaryrefslogtreecommitdiff
path: root/arch/avr32
diff options
context:
space:
mode:
authorAnton Staaf <robotboy@chromium.org>2011-10-17 16:46:09 -0700
committerWolfgang Denk <wd@denx.de>2011-10-23 20:50:42 +0200
commit75ff24be4799d99bb29a154f0205dbc0a12affde (patch)
tree101cba9ab44115f4a44be4d413db54a27c73fd2f /arch/avr32
parent3c3f8a7f3e58a9dbf6c2f3e462ad503eae35852a (diff)
downloadu-boot-imx-75ff24be4799d99bb29a154f0205dbc0a12affde.zip
u-boot-imx-75ff24be4799d99bb29a154f0205dbc0a12affde.tar.gz
u-boot-imx-75ff24be4799d99bb29a154f0205dbc0a12affde.tar.bz2
avr32: cache: define ARCH_DMA_MINALIGN for DMA buffer alignment
Signed-off-by: Anton Staaf <robotboy@chromium.org> Cc: Mike Frysinger <vapier@gentoo.org> Cc: Lukasz Majewski <l.majewski@samsung.com> Cc: Reinhard Meyer <u-boot@emk-elektronik.de>
Diffstat (limited to 'arch/avr32')
-rw-r--r--arch/avr32/include/asm/cache.h40
1 files changed, 40 insertions, 0 deletions
diff --git a/arch/avr32/include/asm/cache.h b/arch/avr32/include/asm/cache.h
new file mode 100644
index 0000000..3b2b032
--- /dev/null
+++ b/arch/avr32/include/asm/cache.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (c) 2011 The Chromium OS Authors.
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __AVR32_CACHE_H__
+#define __AVR32_CACHE_H__
+
+/*
+ * Since the AVR32 architecture has a queryable cacheline size with a maximum
+ * value of 256 we set the DMA buffer alignemnt requirement to this maximum
+ * value. The board config can override this if it knows that the cacheline
+ * size is a smaller value. AVR32 boards use the CONFIG_SYS_DCACHE_LINESZ
+ * macro to specify cache line size, so if it is set we use it instead.
+ */
+#ifdef CONFIG_SYS_CACHELINE_SIZE
+#define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
+#elif defined(CONFIG_SYS_DCACHE_LINESZ)
+#define ARCH_DMA_MINALIGN CONFIG_SYS_DCACHE_LINESZ
+#else
+#define ARCH_DMA_MINALIGN 256
+#endif
+
+#endif /* __AVR32_CACHE_H__ */