summaryrefslogtreecommitdiff
path: root/arch/arm
diff options
context:
space:
mode:
authorTom Rini <trini@ti.com>2013-04-12 12:38:16 -0400
committerTom Rini <trini@ti.com>2013-04-12 12:38:16 -0400
commit86fdb1619a1ad495dcabc9f356e1bbd268e3565e (patch)
treed7a5f340762fbf40db6113ccba36ceba9d41bce6 /arch/arm
parent90639feaa0d66a204f9d03a325ab14e2f97f6cbb (diff)
downloadu-boot-imx-86fdb1619a1ad495dcabc9f356e1bbd268e3565e.zip
u-boot-imx-86fdb1619a1ad495dcabc9f356e1bbd268e3565e.tar.gz
u-boot-imx-86fdb1619a1ad495dcabc9f356e1bbd268e3565e.tar.bz2
am335x: Really correct DDR timings on new BeagleBone part
The previous timings were done on the internal-only A1 board which has different DDR part than all later revs. The timings need a slight adjustment to be correct in all cases with later revs. Signed-off-by: Tom Rini <trini@ti.com>
Diffstat (limited to 'arch/arm')
-rw-r--r--arch/arm/include/asm/arch-am33xx/ddr_defs.h14
1 files changed, 7 insertions, 7 deletions
diff --git a/arch/arm/include/asm/arch-am33xx/ddr_defs.h b/arch/arm/include/asm/arch-am33xx/ddr_defs.h
index 914df01..fb4e78e 100644
--- a/arch/arm/include/asm/arch-am33xx/ddr_defs.h
+++ b/arch/arm/include/asm/arch-am33xx/ddr_defs.h
@@ -86,18 +86,18 @@
/* Micron MT41K256M16HA-125E */
#define MT41K256M16HA125E_EMIF_READ_LATENCY 0x100007
#define MT41K256M16HA125E_EMIF_TIM1 0x0AAAD4DB
-#define MT41K256M16HA125E_EMIF_TIM2 0x26437FDA
-#define MT41K256M16HA125E_EMIF_TIM3 0x501F83FF
-#define MT41K256M16HA125E_EMIF_SDCFG 0x61C052B2
+#define MT41K256M16HA125E_EMIF_TIM2 0x266B7FDA
+#define MT41K256M16HA125E_EMIF_TIM3 0x501F867F
+#define MT41K256M16HA125E_EMIF_SDCFG 0x61C05332
#define MT41K256M16HA125E_EMIF_SDREF 0xC30
#define MT41K256M16HA125E_ZQ_CFG 0x50074BE4
#define MT41K256M16HA125E_DLL_LOCK_DIFF 0x1
#define MT41K256M16HA125E_RATIO 0x80
#define MT41K256M16HA125E_INVERT_CLKOUT 0x0
-#define MT41K256M16HA125E_RD_DQS 0x3A
-#define MT41K256M16HA125E_WR_DQS 0x42
-#define MT41K256M16HA125E_PHY_WR_DATA 0x7E
-#define MT41K256M16HA125E_PHY_FIFO_WE 0x9B
+#define MT41K256M16HA125E_RD_DQS 0x38
+#define MT41K256M16HA125E_WR_DQS 0x44
+#define MT41K256M16HA125E_PHY_WR_DATA 0x7D
+#define MT41K256M16HA125E_PHY_FIFO_WE 0x94
#define MT41K256M16HA125E_IOCTRL_VALUE 0x18B
/* Micron MT41J512M8RH-125 on EVM v1.5 */