summaryrefslogtreecommitdiff
path: root/arch/arm/mach-davinci/include/mach/aintc_defs.h
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.m@jp.panasonic.com>2015-02-20 17:04:14 +0900
committerTom Rini <trini@ti.com>2015-02-21 08:23:52 -0500
commit3d357619a509eb2b39dc5056731ca08bc2b23e62 (patch)
tree6728bbf4b4a903eec745e1876e24a219427a8f88 /arch/arm/mach-davinci/include/mach/aintc_defs.h
parentaf9308276028924ff7f84770ddbd26bd7046d6c5 (diff)
downloadu-boot-imx-3d357619a509eb2b39dc5056731ca08bc2b23e62.zip
u-boot-imx-3d357619a509eb2b39dc5056731ca08bc2b23e62.tar.gz
u-boot-imx-3d357619a509eb2b39dc5056731ca08bc2b23e62.tar.bz2
ARM: davinci: move SoC headers to mach-davinci/include/mach
Move arch/arm/include/asm/arch-davinci/* -> arch/arm/mach-davinci/include/mach/* Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com> Cc: Tom Rini <trini@ti.com>
Diffstat (limited to 'arch/arm/mach-davinci/include/mach/aintc_defs.h')
-rw-r--r--arch/arm/mach-davinci/include/mach/aintc_defs.h36
1 files changed, 36 insertions, 0 deletions
diff --git a/arch/arm/mach-davinci/include/mach/aintc_defs.h b/arch/arm/mach-davinci/include/mach/aintc_defs.h
new file mode 100644
index 0000000..5063e39
--- /dev/null
+++ b/arch/arm/mach-davinci/include/mach/aintc_defs.h
@@ -0,0 +1,36 @@
+/*
+ * Copyright (C) 2011
+ * Heiko Schocher, DENX Software Engineering, hs@denx.de.
+ *
+ * SPDX-License-Identifier: GPL-2.0+
+ */
+#ifndef _DV_AINTC_DEFS_H_
+#define _DV_AINTC_DEFS_H_
+
+struct dv_aintc_regs {
+ unsigned int fiq0; /* 0x00 */
+ unsigned int fiq1; /* 0x04 */
+ unsigned int irq0; /* 0x08 */
+ unsigned int irq1; /* 0x0c */
+ unsigned int fiqentry; /* 0x10 */
+ unsigned int irqentry; /* 0x14 */
+ unsigned int eint0; /* 0x18 */
+ unsigned int eint1; /* 0x1c */
+ unsigned int intctl; /* 0x20 */
+ unsigned int eabase; /* 0x24 */
+ unsigned char rsvd0[8]; /* 0x28 */
+ unsigned int intpri0; /* 0x30 */
+ unsigned int intpri1; /* 0x34 */
+ unsigned int intpri2; /* 0x38 */
+ unsigned int intpri3; /* 0x3c */
+ unsigned int intpri4; /* 0x40 */
+ unsigned int intpri5; /* 0x44 */
+ unsigned int intpri6; /* 0x48 */
+ unsigned int intpri7; /* 0x4c */
+};
+
+#define dv_aintc_regs ((struct dv_aintc_regs *)DAVINCI_ARM_INTC_BASE)
+
+#define DV_AINTC_INTCTL_IDMODE (1 << 2)
+
+#endif /* _DV_AINTC_DEFS_H_ */