summaryrefslogtreecommitdiff
path: root/arch/arm/lib
diff options
context:
space:
mode:
authorHeiko Schocher <hs@denx.de>2010-09-17 13:10:31 +0200
committerWolfgang Denk <wd@denx.de>2010-09-19 19:29:51 +0200
commit95c6f6d34d4ff23f4d005488d84682eec5fa9ec8 (patch)
treedf364195d710c9af05e9fa3341dd6e13fc121173 /arch/arm/lib
parentc3330e9d6a11b6ead4a2346001338ce884b5832b (diff)
downloadu-boot-imx-95c6f6d34d4ff23f4d005488d84682eec5fa9ec8.zip
u-boot-imx-95c6f6d34d4ff23f4d005488d84682eec5fa9ec8.tar.gz
u-boot-imx-95c6f6d34d4ff23f4d005488d84682eec5fa9ec8.tar.bz2
ARM V7 (OMAP): add data cache support, test on Beagle board
Add data cache support for ARM V7 systems. Used cache flush functions from linux:arch/arm/mm/cache-v7.S developed from Catalin Marinas. Enable "cache" command on Beagle board and test performance. Test 1: Loading 127 MB of data from NAND flash into RAM: Instr. Cache off on on Data Cache off off on -------------------------------------------------- Beagle (Cortex A8) 116s 106s 30.3s = x 3.8 Test 2: uncompressing a gzipped image from RAM to RAM (size compressed: 6.5 MiB, uncompressed: 35 MiB): Instr. Cache off on on Data Cache off off on -------------------------------------------------- Beagle (Cortex A8) 1.84s 1.64s 0.12s = x 15.3 Portions of this work were supported by funding from the CE Linux Forum. Signed-off-by: Heiko Schocher <hs@denx.de> Reviewed-by: Ben Gardiner<bengardiner@nanometrics.ca>
Diffstat (limited to 'arch/arm/lib')
-rw-r--r--arch/arm/lib/cache.c5
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/arm/lib/cache.c b/arch/arm/lib/cache.c
index b36fd24..3684cad 100644
--- a/arch/arm/lib/cache.c
+++ b/arch/arm/lib/cache.c
@@ -38,5 +38,10 @@ void flush_cache (unsigned long dummy1, unsigned long dummy2)
/* disable write buffer as well (page 2-22) */
asm("mcr p15, 0, %0, c7, c10, 4" : : "r" (0));
#endif
+#ifdef CONFIG_ARMCORTEXA8
+ void v7_flush_cache_all(void);
+
+ v7_flush_cache_all();
+#endif
return;
}