summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv8/fsl-layerscape
diff options
context:
space:
mode:
authorYork Sun <york.sun@nxp.com>2016-10-04 14:46:50 -0700
committerYork Sun <york.sun@nxp.com>2016-10-06 09:59:11 -0700
commitfd6381029dc38aad9ab5b69fe1ea5e6efb3745d2 (patch)
tree893e75fed26de7d511ec418140a357b9374ce414 /arch/arm/cpu/armv8/fsl-layerscape
parent25af7dc19358f18ba826492f781fbdfab8fd8588 (diff)
downloadu-boot-imx-fd6381029dc38aad9ab5b69fe1ea5e6efb3745d2.zip
u-boot-imx-fd6381029dc38aad9ab5b69fe1ea5e6efb3745d2.tar.gz
u-boot-imx-fd6381029dc38aad9ab5b69fe1ea5e6efb3745d2.tar.bz2
arm: Move FSL_HAS_DP_DDR and NUM_DDR_CONTROLLERS to Kconfig
Move this option to Kconfig and clean up existing uses. NUM_DDR_CONTROLLERS is also used by PowerPC SoCs. Signed-off-by: York Sun <york.sun@nxp.com> Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/arm/cpu/armv8/fsl-layerscape')
-rw-r--r--arch/arm/cpu/armv8/fsl-layerscape/Kconfig8
1 files changed, 8 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
index c6cf774..7aae397 100644
--- a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
+++ b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
@@ -50,6 +50,11 @@ config MAX_CPUS
cores, count the reserved ports. This will allocate enough memory
in spin table to properly handle all cores.
+config NUM_DDR_CONTROLLERS
+ int "Maximum DDR controllers"
+ default 3 if ARCH_LS2080A
+ default 1
+
config SYS_FSL_IFC_BANK_COUNT
int "Maximum banks of Integrated flash controller"
depends on ARCH_LS1043A || ARCH_LS1046A || ARCH_LS2080A
@@ -57,4 +62,7 @@ config SYS_FSL_IFC_BANK_COUNT
default 4 if ARCH_LS1046A
default 8 if ARCH_LS2080A
+config SYS_FSL_HAS_DP_DDR
+ bool
+
endmenu