diff options
| author | York Sun <yorksun@freescale.com> | 2015-11-04 09:53:10 -0800 |
|---|---|---|
| committer | York Sun <yorksun@freescale.com> | 2015-11-30 09:11:11 -0800 |
| commit | 61bd2f75f5eaf645e2c90fe2294cba37f7d8627f (patch) | |
| tree | 1915b86c9f0ac16bb7bcc867f9412530de4588eb /arch/arm/cpu/armv8/fsl-layerscape/cpu.c | |
| parent | 7023100971c96b043b0aee669c45d1fcb3e8557b (diff) | |
| download | u-boot-imx-61bd2f75f5eaf645e2c90fe2294cba37f7d8627f.zip u-boot-imx-61bd2f75f5eaf645e2c90fe2294cba37f7d8627f.tar.gz u-boot-imx-61bd2f75f5eaf645e2c90fe2294cba37f7d8627f.tar.bz2 | |
drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3
Freescale LSCH3 platforms use two DDR controlers interleaving mode out of
reset. It can be configured to disable one controller. To support this
operation, the driver needs to detect and skip the disabled controller.
Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'arch/arm/cpu/armv8/fsl-layerscape/cpu.c')
0 files changed, 0 insertions, 0 deletions