summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/omap4/prcm-regs.c
diff options
context:
space:
mode:
authorLokesh Vutla <lokeshvutla@ti.com>2013-02-04 04:22:04 +0000
committerTom Rini <trini@ti.com>2013-03-11 11:06:10 -0400
commitc43c8339fedc86c6c23990eaabff6feaf6742e7b (patch)
tree98836cd876d0fdd3fd180bf1e3270922473efd37 /arch/arm/cpu/armv7/omap4/prcm-regs.c
parente05a4f1f54f2b5a0c46de978672199e375ba0c00 (diff)
downloadu-boot-imx-c43c8339fedc86c6c23990eaabff6feaf6742e7b.zip
u-boot-imx-c43c8339fedc86c6c23990eaabff6feaf6742e7b.tar.gz
u-boot-imx-c43c8339fedc86c6c23990eaabff6feaf6742e7b.tar.bz2
ARM: OMAP4+: Make control module register structure generic
A seperate omap_sys_ctrl_regs structure is defined for omap4 & 5. If there is any change in control module for any of the ES versions, a new structure needs to be created. In order to remove this dependency, making the register structure generic for all the omap4+ boards. Signed-off-by: R Sricharan <r.sricharan@ti.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Reviewed-by: Tom Rini <trini@ti.com>
Diffstat (limited to 'arch/arm/cpu/armv7/omap4/prcm-regs.c')
-rw-r--r--arch/arm/cpu/armv7/omap4/prcm-regs.c20
1 files changed, 20 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/omap4/prcm-regs.c b/arch/arm/cpu/armv7/omap4/prcm-regs.c
index 815b9d2..c58ce8d 100644
--- a/arch/arm/cpu/armv7/omap4/prcm-regs.c
+++ b/arch/arm/cpu/armv7/omap4/prcm-regs.c
@@ -293,3 +293,23 @@ struct prcm_regs const omap4_prcm = {
.prm_vc_cfg_i2c_mode = 0x4a307ba8,
.prm_vc_cfg_i2c_clk = 0x4a307bac,
};
+
+struct omap_sys_ctrl_regs const omap4_ctrl = {
+ .control_id_code = 0x4A002204,
+ .control_std_fuse_opp_bgap = 0x4a002260,
+ .control_status = 0x4a0022c4,
+ .control_ldosram_iva_voltage_ctrl = 0x4A002320,
+ .control_ldosram_mpu_voltage_ctrl = 0x4A002324,
+ .control_ldosram_core_voltage_ctrl = 0x4A002328,
+ .control_pbiaslite = 0x4A100600,
+ .control_lpddr2io1_0 = 0x4A100638,
+ .control_lpddr2io1_1 = 0x4A10063C,
+ .control_lpddr2io1_2 = 0x4A100640,
+ .control_lpddr2io1_3 = 0x4A100644,
+ .control_lpddr2io2_0 = 0x4A100648,
+ .control_lpddr2io2_1 = 0x4A10064C,
+ .control_lpddr2io2_2 = 0x4A100650,
+ .control_lpddr2io2_3 = 0x4A100654,
+ .control_efuse_1 = 0x4A100700,
+ .control_efuse_2 = 0x4A100704,
+};