summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/omap3/Makefile
diff options
context:
space:
mode:
authorTom Rini <trini@ti.com>2011-11-18 12:48:07 +0000
committerAlbert ARIBAUD <albert.u.boot@aribaud.net>2011-12-06 23:59:38 +0100
commit4e647e12074c11a5bcfc5291c44c3b52531795fa (patch)
treed9ad7815affc5e3d4c7987e8a1a94c343070858b /arch/arm/cpu/armv7/omap3/Makefile
parent9ae0d550741db45e933dc73e7135d1861e3a9b62 (diff)
downloadu-boot-imx-4e647e12074c11a5bcfc5291c44c3b52531795fa.zip
u-boot-imx-4e647e12074c11a5bcfc5291c44c3b52531795fa.tar.gz
u-boot-imx-4e647e12074c11a5bcfc5291c44c3b52531795fa.tar.bz2
OMAP3 SPL: Add identify_nand_chip function
A number of boards are populated with a PoP chip for both DDR and NAND memory. Other boards may simply use this as an easy way to identify board revs. So we provide a function that can be called early to reset the NAND chip and return the result of NAND_CMD_READID. All of this code is put into spl_id_nand.c and controlled via CONFIG_SPL_OMAP3_ID_NAND. Signed-off-by: Tom Rini <trini@ti.com>
Diffstat (limited to 'arch/arm/cpu/armv7/omap3/Makefile')
-rw-r--r--arch/arm/cpu/armv7/omap3/Makefile3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/omap3/Makefile b/arch/arm/cpu/armv7/omap3/Makefile
index 6ebfd32..ac597be 100644
--- a/arch/arm/cpu/armv7/omap3/Makefile
+++ b/arch/arm/cpu/armv7/omap3/Makefile
@@ -31,6 +31,9 @@ COBJS += board.o
COBJS += clock.o
COBJS += mem.o
COBJS += sys_info.o
+ifdef CONFIG_SPL_BUILD
+COBJS-$(CONFIG_SPL_OMAP3_ID_NAND) += spl_id_nand.o
+endif
COBJS-$(CONFIG_DRIVER_TI_EMAC) += emac.o
COBJS-$(CONFIG_EMIF4) += emif4.o