summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/mx6
diff options
context:
space:
mode:
authorYe.Li <B37916@freescale.com>2014-06-04 11:38:13 +0800
committerYe.Li <B37916@freescale.com>2014-06-17 11:13:40 +0800
commit580011f86caf137d59a487694f6f7da042164e05 (patch)
tree15b8f791634a286b40c4a22188aff184f5bc1f5c /arch/arm/cpu/armv7/mx6
parent525a935a20a81c60595c899439d5bf3d608d985c (diff)
downloadu-boot-imx-580011f86caf137d59a487694f6f7da042164e05.zip
u-boot-imx-580011f86caf137d59a487694f6f7da042164e05.tar.gz
u-boot-imx-580011f86caf137d59a487694f6f7da042164e05.tar.bz2
ENGR00315894-11 i.mx6:shutdown vddpu and pcie phy to save power
shutdown vddpu and pcie phy to save power Signed-off-by: Anson Huang <b20788@freescale.com> Signed-off-by: Jason Liu <r64343@freescale.com> Signed-off-by: Ye.Li <B37916@freescale.com>
Diffstat (limited to 'arch/arm/cpu/armv7/mx6')
-rw-r--r--arch/arm/cpu/armv7/mx6/soc.c31
1 files changed, 31 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/mx6/soc.c b/arch/arm/cpu/armv7/mx6/soc.c
index 99988e1..c2edd5d 100644
--- a/arch/arm/cpu/armv7/mx6/soc.c
+++ b/arch/arm/cpu/armv7/mx6/soc.c
@@ -352,6 +352,34 @@ static void clear_mmdc_ch_mask(void)
writel(0, &mxc_ccm->ccdr);
}
+static void imx_set_vddpu_power_down(void)
+{
+ struct anatop_regs *anatop = (struct anatop_regs *)ANATOP_BASE_ADDR;
+ u32 val;
+
+ /* need to power down xPU in GPC before turn off PU LDO */
+ val = readl(GPC_BASE_ADDR + 0x260);
+ writel(val | 0x1, GPC_BASE_ADDR + 0x260);
+
+ val = readl(GPC_BASE_ADDR + 0x0);
+ writel(val | 0x1, GPC_BASE_ADDR + 0x0);
+ while (readl(GPC_BASE_ADDR + 0x0) & 0x1)
+ ;
+
+ /* disable VDDPU */
+ val = 0x3e00;
+ writel(val, &anatop->reg_core_clr);
+}
+
+static void imx_set_pcie_phy_power_down(void)
+{
+ u32 val;
+
+ val = readl(IOMUXC_BASE_ADDR + 0x4);
+ val |= 0x1 << 18;
+ writel(val, IOMUXC_BASE_ADDR + 0x4);
+}
+
int arch_cpu_init(void)
{
init_aips();
@@ -369,6 +397,9 @@ int arch_cpu_init(void)
imx_set_wdog_powerdown(false); /* Disable PDE bit of WMCR register */
+ imx_set_pcie_phy_power_down();
+ imx_set_vddpu_power_down();
+
#ifdef CONFIG_APBH_DMA
/* Start APBH DMA */
mxs_dma_init();