diff options
| author | Adrian Filipi <adrian.filipi@eurotech.com> | 2008-05-06 16:46:37 -0400 |
|---|---|---|
| committer | Wolfgang Denk <wd@denx.de> | 2008-05-09 20:53:52 +0200 |
| commit | 8fbc985bdad09b23b7eb4df1d2ea589619d8db4c (patch) | |
| tree | 3409b8b65e62286a82db9cecbeda6f5f08eacd84 | |
| parent | e419e12d04ae3b280c99a87a2ea4ad7a40628bcb (diff) | |
| download | u-boot-imx-8fbc985bdad09b23b7eb4df1d2ea589619d8db4c.zip u-boot-imx-8fbc985bdad09b23b7eb4df1d2ea589619d8db4c.tar.gz u-boot-imx-8fbc985bdad09b23b7eb4df1d2ea589619d8db4c.tar.bz2 | |
Fix some typos
This patch fixes three typos.
The first is a repetition of CONFIG_CMD_BSP.
The second makes the #endif comment match its #if.
The third is a spelling error.
Signed-off-by: Adrian Filipi <adrian.filipi@eurotech.com>
| -rw-r--r-- | README | 1 | ||||
| -rw-r--r-- | cpu/arm920t/s3c24x0/usb.c | 2 | ||||
| -rw-r--r-- | doc/README.nand-boot-ppc440 | 2 |
3 files changed, 2 insertions, 3 deletions
@@ -623,7 +623,6 @@ The following options need to be configured: CONFIG_CMD_SPI * SPI serial bus support CONFIG_CMD_USB * USB support CONFIG_CMD_VFD * VFD support (TRAB) - CONFIG_CMD_BSP * Board SPecific functions CONFIG_CMD_CDP * Cisco Discover Protocol support CONFIG_CMD_FSL * Microblaze FSL support diff --git a/cpu/arm920t/s3c24x0/usb.c b/cpu/arm920t/s3c24x0/usb.c index ef5d5bf..421ebb4 100644 --- a/cpu/arm920t/s3c24x0/usb.c +++ b/cpu/arm920t/s3c24x0/usb.c @@ -69,4 +69,4 @@ int usb_cpu_init_fail (void) } # endif /* defined(CONFIG_S3C2400) || defined(CONFIG_S3C2410) */ -#endif /* defined(CONFIG_USB_OHCI) && defined(CFG_USB_OHCI_CPU_INIT) */ +#endif /* defined(CONFIG_USB_OHCI_NEW) && defined(CFG_USB_OHCI_CPU_INIT) */ diff --git a/doc/README.nand-boot-ppc440 b/doc/README.nand-boot-ppc440 index a1c1d8c..1e9c102 100644 --- a/doc/README.nand-boot-ppc440 +++ b/doc/README.nand-boot-ppc440 @@ -9,7 +9,7 @@ The PPC440EP(x)/GR(x) cpu's can boot directly from NAND FLASH, completely without NOR FLASH. This can be done by using the NAND boot feature of the 440 NAND flash controller (NDFC). -Here a short desciption of the different boot stages: +Here a short description of the different boot stages: a) IPL (Initial Program Loader, integrated inside CPU) ------------------------------------------------------ |