diff options
| author | Ye Li <ye.li@nxp.com> | 2016-04-12 12:24:02 +0800 |
|---|---|---|
| committer | Peng Fan <peng.fan@nxp.com> | 2016-04-12 12:24:02 +0800 |
| commit | b2740fd7a0f8d80b416d4de1f57b6542407d23bd (patch) | |
| tree | b92b615547cbd5a11d66cf63caf97c49986dc13a | |
| parent | bb71569f51762cdee876fc4a6154624285d548f5 (diff) | |
| download | u-boot-imx-b2740fd7a0f8d80b416d4de1f57b6542407d23bd.zip u-boot-imx-b2740fd7a0f8d80b416d4de1f57b6542407d23bd.tar.gz u-boot-imx-b2740fd7a0f8d80b416d4de1f57b6542407d23bd.tar.bz2 | |
MLK-12616-5 GPT: Update GPT driver for MX6ULL
The MX6ULL has GPT with supporting OSC clock source, update the driver
accordingly.
Signed-off-by: Ye Li <ye.li@nxp.com>
| -rw-r--r-- | arch/arm/imx-common/timer.c | 9 |
1 files changed, 5 insertions, 4 deletions
diff --git a/arch/arm/imx-common/timer.c b/arch/arm/imx-common/timer.c index 6fea6fe..e1b6f01 100644 --- a/arch/arm/imx-common/timer.c +++ b/arch/arm/imx-common/timer.c @@ -2,7 +2,7 @@ * (C) Copyright 2007 * Sascha Hauer, Pengutronix * - * (C) Copyright 2009-2015 Freescale Semiconductor, Inc. + * (C) Copyright 2009-2016 Freescale Semiconductor, Inc. * * SPDX-License-Identifier: GPL-2.0+ */ @@ -46,7 +46,7 @@ static inline int gpt_has_clk_source_osc(void) if (((is_cpu_type(MXC_CPU_MX6Q) || is_cpu_type(MXC_CPU_MX6D)) && (is_soc_rev(CHIP_REV_1_0) > 0)) || is_cpu_type(MXC_CPU_MX6DL) || is_cpu_type(MXC_CPU_MX6SOLO) || is_cpu_type(MXC_CPU_MX6SX) || - is_cpu_type(MXC_CPU_MX6UL)) + is_cpu_type(MXC_CPU_MX6UL) || is_cpu_type(MXC_CPU_MX6ULL)) return 1; return 0; @@ -110,12 +110,13 @@ int timer_init(void) if (gpt_has_clk_source_osc()) { i |= GPTCR_CLKSOURCE_OSC | GPTCR_TEN; - /* For DL/S, SX, UL, set 24Mhz OSC Enable bit and prescaler */ + /* For DL/S, SX, UL, ULL set 24Mhz OSC Enable bit and prescaler */ if (is_cpu_type(MXC_CPU_MX6DL) || is_cpu_type(MXC_CPU_MX6SOLO) || is_cpu_type(MXC_CPU_MX6SX) || is_cpu_type(MXC_CPU_MX7D) || - is_cpu_type(MXC_CPU_MX6UL)) { + is_cpu_type(MXC_CPU_MX6UL) || + is_cpu_type(MXC_CPU_MX6ULL)) { i |= GPTCR_24MEN; /* Produce 3Mhz clock */ |