summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAdrian Alonso <adrian.alonso@nxp.com>2016-11-29 13:22:16 -0600
committerAdrian Alonso <adrian.alonso@nxp.com>2016-12-01 11:29:51 -0600
commitc9483905bc4ef6d912f96a4324fc60fd6aabcca6 (patch)
treea32dcc22e8da0f75a7a60465ecded28fc11ed296
parent97e63e7c3dac2e2012f174198a4ced7d1437a7c9 (diff)
downloadu-boot-imx-c9483905bc4ef6d912f96a4324fc60fd6aabcca6.zip
u-boot-imx-c9483905bc4ef6d912f96a4324fc60fd6aabcca6.tar.gz
u-boot-imx-c9483905bc4ef6d912f96a4324fc60fd6aabcca6.tar.bz2
MLK-13451-2: mx6ul: arm2: lpddr2: add pre charge command all
LPDDR2 script IMX6UL_LPDDR2_400MHz_16bit_V1.1.inc Updated to add precharge all command per JEDEC The memory controller may optionally issue a precharge-all command prior to the MRW reset command This is strongly recommended to ensure robust DRAM initialization Signed-off-by: Adrian Alonso <adrian.alonso@nxp.com> Signed-off-by: Ye Li <ye.li@nxp.com>
-rw-r--r--board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg1
-rw-r--r--board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S2
2 files changed, 3 insertions, 0 deletions
diff --git a/board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg b/board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg
index 9d993fc..e9c0a08 100644
--- a/board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg
+++ b/board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg
@@ -107,6 +107,7 @@ DATA 4 0x021B002C 0x0F9F0682
DATA 4 0x021B0030 0x009F0010
DATA 4 0x021B0040 0x00000047
DATA 4 0x021B0000 0x83100000
+DATA 4 0x021B001C 0x00008050
DATA 4 0x021B001C 0x003F8030
DATA 4 0x021B001C 0xFF0A8030
DATA 4 0x021B001C 0x82018030
diff --git a/board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S b/board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S
index c293db7..ff3cf46 100644
--- a/board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S
+++ b/board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S
@@ -97,6 +97,8 @@
str r1, [r0, #0x040]
ldr r1, =0x83100000
str r1, [r0, #0x000]
+ ldr r1, =0x00008050
+ str r1, [r0, #0x01C]
ldr r1, =0x003F8030
str r1, [r0, #0x01C]
ldr r1, =0xFF0A8030