diff options
author | Adrian Alonso <adrian.alonso@nxp.com> | 2016-11-29 13:22:16 -0600 |
---|---|---|
committer | Adrian Alonso <adrian.alonso@nxp.com> | 2016-12-01 11:46:55 -0600 |
commit | dc76b2e8dbbf0befd9751ec6d4f4f9e4cf2bf0dd (patch) | |
tree | 7622941e3e810597a5c6327a1afdb99834803d0d | |
parent | 078cbca85b0f69d255dd81525c4c4168fdb748a6 (diff) | |
download | u-boot-imx-dc76b2e8dbbf0befd9751ec6d4f4f9e4cf2bf0dd.zip u-boot-imx-dc76b2e8dbbf0befd9751ec6d4f4f9e4cf2bf0dd.tar.gz u-boot-imx-dc76b2e8dbbf0befd9751ec6d4f4f9e4cf2bf0dd.tar.bz2 |
MLK-13451-2: mx6ul: arm2: lpddr2: add pre charge command all
LPDDR2 script IMX6UL_LPDDR2_400MHz_16bit_V1.1.inc
Updated to add precharge all command per JEDEC
The memory controller may optionally issue a precharge-all command
prior to the MRW reset command
This is strongly recommended to ensure robust DRAM initialization
Signed-off-by: Adrian Alonso <adrian.alonso@nxp.com>
Signed-off-by: Ye Li <ye.li@nxp.com>
(Cherry pick from commit c9483905bc4ef6d912f96a4324fc60fd6aabcca6)
-rw-r--r-- | board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg | 1 | ||||
-rw-r--r-- | board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S | 2 |
2 files changed, 3 insertions, 0 deletions
diff --git a/board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg b/board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg index 9d993fc..e9c0a08 100644 --- a/board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg +++ b/board/freescale/mx6ul_14x14_lpddr2_arm2/imximage.cfg @@ -107,6 +107,7 @@ DATA 4 0x021B002C 0x0F9F0682 DATA 4 0x021B0030 0x009F0010 DATA 4 0x021B0040 0x00000047 DATA 4 0x021B0000 0x83100000 +DATA 4 0x021B001C 0x00008050 DATA 4 0x021B001C 0x003F8030 DATA 4 0x021B001C 0xFF0A8030 DATA 4 0x021B001C 0x82018030 diff --git a/board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S b/board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S index c293db7..ff3cf46 100644 --- a/board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S +++ b/board/freescale/mx6ul_14x14_lpddr2_arm2/plugin.S @@ -97,6 +97,8 @@ str r1, [r0, #0x040] ldr r1, =0x83100000 str r1, [r0, #0x000] + ldr r1, =0x00008050 + str r1, [r0, #0x01C] ldr r1, =0x003F8030 str r1, [r0, #0x01C] ldr r1, =0xFF0A8030 |