summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorYe Li <ye.li@nxp.com>2016-10-11 15:06:09 +0800
committerRobby Cai <robby.cai@nxp.com>2016-11-16 16:58:33 +0800
commit47c612f111510da52a8869b732f8b8411452db5b (patch)
tree167d53af4a3fb2104766ab5ad20cc913bb5b436b
parentb8097d9f2eb005f9dc4d55f6eb43d2f79c06929e (diff)
downloadu-boot-imx-47c612f111510da52a8869b732f8b8411452db5b.zip
u-boot-imx-47c612f111510da52a8869b732f8b8411452db5b.tar.gz
u-boot-imx-47c612f111510da52a8869b732f8b8411452db5b.tar.bz2
MLK-13331 mx6sll_arm2: Output WDOG_B signal to reset PMIC
Since the LPDDR2/3 does not have reset pin, to keep safe reset, we need to use WDOG_B to reset PMIC. Add pinmux and relevant settings. Signed-off-by: Ye Li <ye.li@nxp.com> (cherry picked from commit be0b2d9cb2969725d0231bc9836a3e2c39f84dee)
-rw-r--r--board/freescale/mx6sll_arm2/mx6sll_arm2.c8
1 files changed, 8 insertions, 0 deletions
diff --git a/board/freescale/mx6sll_arm2/mx6sll_arm2.c b/board/freescale/mx6sll_arm2/mx6sll_arm2.c
index a8f40da..e7b8f5a 100644
--- a/board/freescale/mx6sll_arm2/mx6sll_arm2.c
+++ b/board/freescale/mx6sll_arm2/mx6sll_arm2.c
@@ -105,6 +105,10 @@ int dram_init(void)
return 0;
}
+static iomux_v3_cfg_t const wdog_pads[] = {
+ MX6_PAD_WDOG_B__WDOG1_B | MUX_PAD_CTRL(NO_PAD_CTRL),
+};
+
static iomux_v3_cfg_t const led_pads[] = {
MX6_PAD_EPDC_VCOM1__GPIO2_IO04 | MUX_PAD_CTRL(UART_PAD_CTRL),
};
@@ -503,6 +507,10 @@ int board_late_init(void)
board_late_mmc_env_init();
#endif
+ imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
+
+ set_wdog_reset((struct wdog_regs *)WDOG1_BASE_ADDR);
+
return 0;
}