summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMark Jackson <mpfj-list@mimc.co.uk>2013-02-21 02:49:38 +0000
committerTom Rini <trini@ti.com>2013-03-22 10:57:00 -0400
commit296de3bbec3aa7d9103a1fee121fbad3a97d3133 (patch)
tree0e7091b45f48d3be403e5f4217f145451d1343f3
parentfc33705e66cc2c753026f04f92555ad00b709f11 (diff)
downloadu-boot-imx-296de3bbec3aa7d9103a1fee121fbad3a97d3133.zip
u-boot-imx-296de3bbec3aa7d9103a1fee121fbad3a97d3133.tar.gz
u-boot-imx-296de3bbec3aa7d9103a1fee121fbad3a97d3133.tar.bz2
Initialise correct GPMC WAITx irq for AM33xx
Currently WAIT0 irq is reset and then WAIT1 irq is enabled. Fix it such that WAIT0 irq is enabled instead. Signed-off-by: Mark Jackson <mpfj@newflow.co.uk> Acked-by: Peter Korsgaard <jacmet@sunsite.dk>
-rw-r--r--arch/arm/cpu/armv7/am33xx/mem.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/cpu/armv7/am33xx/mem.c b/arch/arm/cpu/armv7/am33xx/mem.c
index b8f54ab..b86b0de 100644
--- a/arch/arm/cpu/armv7/am33xx/mem.c
+++ b/arch/arm/cpu/armv7/am33xx/mem.c
@@ -83,7 +83,7 @@ void gpmc_init(void)
/* global settings */
writel(0x00000008, &gpmc_cfg->sysconfig);
writel(0x00000100, &gpmc_cfg->irqstatus);
- writel(0x00000200, &gpmc_cfg->irqenable);
+ writel(0x00000100, &gpmc_cfg->irqenable);
writel(0x00000012, &gpmc_cfg->config);
/*
* Disable the GPMC0 config set by ROM code